國立高雄大學圖資館 |

語系: 繁體中文

說明(常見問題)

圖資館首頁

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Model and design of improved current...

Gupta, Kirti.

Model and design of improved current mode logic gatesdifferential and single-ended /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Model and design of improved current mode logic gatesby Kirti Gupta, Neeta Pandey, Maneesha Gupta.
其他題名:	differential and single-ended /
作者:	Gupta, Kirti.
其他作者:	Pandey, Neeta.
出版者:	Singapore :Springer Singapore :2020.
面頁冊數:	xiv, 171 p. :ill., digital ;24 cm.
Contained By:	Springer eBooks
標題:	Metal oxide semiconductor field-effect transistors.
電子資源:	https://doi.org/10.1007/978-981-15-0982-7
ISBN:	9789811509827$q(electronic bk.)

Model and design of improved current mode logic gatesdifferential and single-ended /
Gupta, Kirti.

Model and design of improved current mode logic gatesdifferential and single-ended /[electronic resource] :by Kirti Gupta, Neeta Pandey, Maneesha Gupta. - Singapore :Springer Singapore :2020. - xiv, 171 p. :ill., digital ;24 cm.

Introduction -- Current Mode Logic (CML): Basic concepts -- Differential CML Gates with Modified PDN -- CML Gates with Modified Current Source -- CML Gates with Modified Load -- PFSCL Circuits with Reduced Gate Count -- Tri-State CML Circuits.

This book presents MOSFET-based current mode logic (CML) topologies, which increase the speed, and lower the transistor count, supply voltage and power consumption. The improved topologies modify the conventional PDN, load, and the current source sections of the basic CML gates. Electronic system implementation involves embedding digital and analog circuits on a single die shifting towards mixed-mode circuit design. The high-resolution, low-power and low-voltage analog circuits are combined with high-frequency complex digital circuits, and the conventional static CMOS logic generates large current spikes during the switching (also referred to as digital switching noise), which degrade the resolution of the sensitive analog circuits via supply line and substrate coupling. This problem is exacerbated further with scaling down of CMOS technology due to higher integration levels and operating frequencies. In the literature, several methods are described to reduce the propagation of the digital switching noise. However, in high-resolution applications, these methods are not sufficient. The conventional CMOS static logic is no longer an effective solution, and therefore an alternative with reduced current spikes or that draws a constant supply current must be selected. The current mode logic (CML) topology, with its unique property of requiring constant supply current, is a promising alternative to the conventional CMOS static logic.

ISBN: 9789811509827$q(electronic bk.)

Standard No.: 10.1007/978-981-15-0982-7doiSubjects--Topical Terms:

221791
Metal oxide semiconductor field-effect transistors.

LC Class. No.: TK7871.99.M44 / G86 2020

Dewey Class. No.: 004.6

Model and design of improved current mode logic gatesdifferential and single-ended /
LDR:02728nmm a2200325 a 4500 001 573995
003 DE-He213
005 20191122161542.0
006 m d
007 cr nn 008maaau
008 201007s2020 si s 0 eng d
020 $a 9789811509827$q(electronic bk.)
020 $a 9789811509810$q(paper)
024 7 $a 10.1007/978-981-15-0982-7 $2 doi
035 $a 978-981-15-0982-7
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7871.99.M44 $b G86 2020
072 7 $a UKN $2 bicssc
072 7 $a COM075000 $2 bisacsh
072 7 $a UKN $2 thema
082 0 4 $a 004.6 $2 23
090 $a TK7871.99.M44 $b G977 2020
100 1 $a Gupta, Kirti. $3 861506
245 1 0 $a Model and design of improved current mode logic gates $h [electronic resource] : $b differential and single-ended / $c by Kirti Gupta, Neeta Pandey, Maneesha Gupta.
260 $a Singapore : $b Springer Singapore : $b Imprint: Springer, $c 2020.
300 $a xiv, 171 p. : $b ill., digital ; $c 24 cm.
505 0 $a Introduction -- Current Mode Logic (CML): Basic concepts -- Differential CML Gates with Modified PDN -- CML Gates with Modified Current Source -- CML Gates with Modified Load -- PFSCL Circuits with Reduced Gate Count -- Tri-State CML Circuits.
520 $a This book presents MOSFET-based current mode logic (CML) topologies, which increase the speed, and lower the transistor count, supply voltage and power consumption. The improved topologies modify the conventional PDN, load, and the current source sections of the basic CML gates. Electronic system implementation involves embedding digital and analog circuits on a single die shifting towards mixed-mode circuit design. The high-resolution, low-power and low-voltage analog circuits are combined with high-frequency complex digital circuits, and the conventional static CMOS logic generates large current spikes during the switching (also referred to as digital switching noise), which degrade the resolution of the sensitive analog circuits via supply line and substrate coupling. This problem is exacerbated further with scaling down of CMOS technology due to higher integration levels and operating frequencies. In the literature, several methods are described to reduce the propagation of the digital switching noise. However, in high-resolution applications, these methods are not sufficient. The conventional CMOS static logic is no longer an effective solution, and therefore an alternative with reduced current spikes or that draws a constant supply current must be selected. The current mode logic (CML) topology, with its unique property of requiring constant supply current, is a promising alternative to the conventional CMOS static logic.
650 0 $a Metal oxide semiconductor field-effect transistors. $3 221791
650 0 $a Logic circuits. $3 182233
650 1 4 $a Computer Communication Networks. $3 218087
650 2 4 $a Logic Design. $3 276275
700 1 $a Pandey, Neeta. $3 861507
700 1 $a Gupta, Maneesha. $3 861508
710 2 $a SpringerLink (Online service) $3 273601
773 0 $t Springer eBooks
856 4 0 $u https://doi.org/10.1007/978-981-15-0982-7
950 $a Computer Science (Springer-11645)