國立高雄大學圖資館 |

Machine learning applications in electronic design automation

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Machine learning applications in electronic design automationedited by Haoxing Ren, Jiang Hu.
其他作者:	Ren, Haoxing.
出版者:	Cham :Springer International Publishing :2022.
面頁冊數:	xii, 583 p. :ill., digital ;24 cm.
Contained By:	Springer Nature eBook
標題:	Electronic circuit designAutomation.
電子資源:	https://doi.org/10.1007/978-3-031-13074-8
ISBN:	9783031130748$q(electronic bk.)

Machine learning applications in electronic design automation
Machine learning applications in electronic design automation[electronic resource] /edited by Haoxing Ren, Jiang Hu. - Cham :Springer International Publishing :2022. - xii, 583 p. :ill., digital ;24 cm.

Introduction -- Analysis of Digital Design: Routability Optimization for Industrial Designs at Sub-14nm Process Nodes Using Machine Learning -- RouteNet: Routability Prediction for Mixed-size Designs Using Convolutional Neural Network -- High Performance Graph Convolutional networks with Applications in Testability Analysis -- MAVIREC: ML-Aided Vectored IR-Drop Estimation and Classification -- GRANNITE: Graph Neural Network Inference for Transferable Power Estimation -- Machine Learning-Enabled High-Frequency Low-Power Digital Design Implementation at Advanced Process Nodes -- Optimization of Digital Design: Chip Placement with Deep Reinforcement learning -- DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement -- TreeNet: Deep Point Cloud Embedding for Routing Tree Construction -- Asynchronous Reinforcement Learning Framework for Net Order Exploration in Detailed Routing -- Standard Cell Routing with Reinforcement Learning and Genetic Algorithm in Advanced Technology Nodes -- PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement Learning -- GAN-CTS: A Generative Adversarial Framework for Clock Tree Prediction and Optimization -- Analysis and Optimization of Analog Design: Machine Learning Techniques in Analog Layout Automation -- Layout Symmetry Annotation for Analog Circuits with Graph Neural Networks -- ParaGraph: Layout parasitics and device parameter prediction using graph neural network -- GCN-RL circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learn -- Parasitic-Aware Analog Circuit Sizing with Graph Neural Networks and Bayesian Optimization -- Logic and Physical Verification: Deep Predictive Coverage Collection/ Dynamically Optimized Test Generation Using Machine Learning -- Novelty-Driven Verification: Using Machine Learning to Identify Novel Stimuli and Close Coverage -- Using Machine Learning Clustering To Find Large Coverage Holes -- GAN-OPC: Mask optimization with lithography-guided generative adversarial nets -- Layout hotspot detection with feature tensor generation and deep biased learning.

This book serves as a single-source reference to key machine learning (ML) applications and methods in digital and analog design and verification. Experts from academia and industry cover a wide range of the latest research on ML applications in electronic design automation (EDA), including analysis and optimization of digital design, analysis and optimization of analog design, as well as functional verification, FPGA and system level designs, design for manufacturing (DFM), and design space exploration. The authors also cover key ML methods such as classical ML, deep learning models such as convolutional neural networks (CNNs), graph neural networks (GNNs), generative adversarial networks (GANs) and optimization methods such as reinforcement learning (RL) and Bayesian optimization (BO) All of these topics are valuable to chip designers and EDA developers and researchers working in digital and analog designs and verification. Serves as a single-source reference to key machine learning (ML) applications and methods in digital and analog design and verification; Covers classical ML methods, as well as deep learning models such as convolutional neural networks (CNNs), graph neural networks (GNNs), generative adversarial networks (GANs) and optimization methods such as reinforcement learning (RL) and Bayesian optimization (BO); Discusses machine learning ML's applications in electronic design automation (EDA), especially in the design automation of VLSI integrated circuits.

ISBN: 9783031130748$q(electronic bk.)

Standard No.: 10.1007/978-3-031-13074-8doiSubjects--Topical Terms:

485402
Electronic circuit design
--Automation.

LC Class. No.: TK7867 / .M33 2022

Dewey Class. No.: 621.3815028563

Machine learning applications in electronic design automation
LDR:04645nmm a2200325 a 4500 001 634132
003 DE-He213
005 20221223083357.0
006 m d
007 cr nn 008maaau
008 230511s2022 sz s 0 eng d
020 $a 9783031130748$q(electronic bk.)
020 $a 9783031130731$q(paper)
024 7 $a 10.1007/978-3-031-13074-8 $2 doi
035 $a 978-3-031-13074-8
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7867 $b .M33 2022
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815028563 $2 23
090 $a TK7867 $b .M149 2022
245 0 0 $a Machine learning applications in electronic design automation $h [electronic resource] / $c edited by Haoxing Ren, Jiang Hu.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2022.
300 $a xii, 583 p. : $b ill., digital ; $c 24 cm.
505 0 $a Introduction -- Analysis of Digital Design: Routability Optimization for Industrial Designs at Sub-14nm Process Nodes Using Machine Learning -- RouteNet: Routability Prediction for Mixed-size Designs Using Convolutional Neural Network -- High Performance Graph Convolutional networks with Applications in Testability Analysis -- MAVIREC: ML-Aided Vectored IR-Drop Estimation and Classification -- GRANNITE: Graph Neural Network Inference for Transferable Power Estimation -- Machine Learning-Enabled High-Frequency Low-Power Digital Design Implementation at Advanced Process Nodes -- Optimization of Digital Design: Chip Placement with Deep Reinforcement learning -- DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement -- TreeNet: Deep Point Cloud Embedding for Routing Tree Construction -- Asynchronous Reinforcement Learning Framework for Net Order Exploration in Detailed Routing -- Standard Cell Routing with Reinforcement Learning and Genetic Algorithm in Advanced Technology Nodes -- PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement Learning -- GAN-CTS: A Generative Adversarial Framework for Clock Tree Prediction and Optimization -- Analysis and Optimization of Analog Design: Machine Learning Techniques in Analog Layout Automation -- Layout Symmetry Annotation for Analog Circuits with Graph Neural Networks -- ParaGraph: Layout parasitics and device parameter prediction using graph neural network -- GCN-RL circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learn -- Parasitic-Aware Analog Circuit Sizing with Graph Neural Networks and Bayesian Optimization -- Logic and Physical Verification: Deep Predictive Coverage Collection/ Dynamically Optimized Test Generation Using Machine Learning -- Novelty-Driven Verification: Using Machine Learning to Identify Novel Stimuli and Close Coverage -- Using Machine Learning Clustering To Find Large Coverage Holes -- GAN-OPC: Mask optimization with lithography-guided generative adversarial nets -- Layout hotspot detection with feature tensor generation and deep biased learning.
520 $a This book serves as a single-source reference to key machine learning (ML) applications and methods in digital and analog design and verification. Experts from academia and industry cover a wide range of the latest research on ML applications in electronic design automation (EDA), including analysis and optimization of digital design, analysis and optimization of analog design, as well as functional verification, FPGA and system level designs, design for manufacturing (DFM), and design space exploration. The authors also cover key ML methods such as classical ML, deep learning models such as convolutional neural networks (CNNs), graph neural networks (GNNs), generative adversarial networks (GANs) and optimization methods such as reinforcement learning (RL) and Bayesian optimization (BO) All of these topics are valuable to chip designers and EDA developers and researchers working in digital and analog designs and verification. Serves as a single-source reference to key machine learning (ML) applications and methods in digital and analog design and verification; Covers classical ML methods, as well as deep learning models such as convolutional neural networks (CNNs), graph neural networks (GNNs), generative adversarial networks (GANs) and optimization methods such as reinforcement learning (RL) and Bayesian optimization (BO); Discusses machine learning ML's applications in electronic design automation (EDA), especially in the design automation of VLSI integrated circuits.
650 0 $a Electronic circuit design $x Automation. $3 485402
650 0 $a Machine learning $x Industrial applications. $3 529947
700 1 $a Ren, Haoxing. $3 940390
700 1 $a Hu, Jiang. $3 940391
710 2 $a SpringerLink (Online service) $3 273601
773 0 $t Springer Nature eBook
856 4 0 $u https://doi.org/10.1007/978-3-031-13074-8
950 $a Mathematics and Statistics (SpringerNature-11649)