語系:
繁體中文
English
說明(常見問題)
圖資館首頁
登入
回首頁
到查詢結果
[ subject:"Networks on a chip" ]
切換:
標籤
|
MARC模式
|
ISBD
Analysis and design of networks-on-c...
~
El-Moursy, Magdy Ali.
Analysis and design of networks-on-chip under high process variation
紀錄類型:
書目-電子資源 : Monograph/item
正題名/作者:
Analysis and design of networks-on-chip under high process variationby Rabab Ezz-Eldin, Magdy Ali El-Moursy, Hesham F.A. Hamed.
作者:
Ezz-Eldin, Rabab.
其他作者:
El-Moursy, Magdy Ali.
出版者:
Cham :Springer International Publishing :2015.
面頁冊數:
xxi, 141 p. :ill. (some col.), digital ;24 cm.
Contained By:
Springer eBooks
標題:
Networks on a chipDesign.
電子資源:
http://dx.doi.org/10.1007/978-3-319-25766-2
ISBN:
9783319257662$q(electronic bk.)
Analysis and design of networks-on-chip under high process variation
Ezz-Eldin, Rabab.
Analysis and design of networks-on-chip under high process variation
[electronic resource] /by Rabab Ezz-Eldin, Magdy Ali El-Moursy, Hesham F.A. Hamed. - Cham :Springer International Publishing :2015. - xxi, 141 p. :ill. (some col.), digital ;24 cm.
Introduction -- Network On Chip Aspects -- Interconnection -- Process Variation -- Synchronous And Asynchronous NoC Design Under High Process Variation -- Novel Routing Algorithm -- Simulation Results -- Conclusions.
This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns. Demonstrates the impact of process variation on Networks-on-Chip of different topologies; Includes an overview of the synchronous clocking scheme, clock distribution network, main building blocks in asynchronous NoC design, handshake protocols, data encoding, asynchronous protocol converters and routing algorithms; Describes a novel adaptive routing algorithm for asynchronous NoC designs, which selects the appr opriate output path based on process variation and congestion.
ISBN: 9783319257662$q(electronic bk.)
Standard No.: 10.1007/978-3-319-25766-2doiSubjects--Topical Terms:
674842
Networks on a chip
--Design.
LC Class. No.: TK5105.546
Dewey Class. No.: 006.22
Analysis and design of networks-on-chip under high process variation
LDR
:02589nmm a2200313 a 4500
001
477679
003
DE-He213
005
20160516114615.0
006
m d
007
cr nn 008maaau
008
160614s2015 gw s 0 eng d
020
$a
9783319257662$q(electronic bk.)
020
$a
9783319257648$q(paper)
024
7
$a
10.1007/978-3-319-25766-2
$2
doi
035
$a
978-3-319-25766-2
040
$a
GP
$c
GP
041
0
$a
eng
050
4
$a
TK5105.546
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
082
0 4
$a
006.22
$2
23
090
$a
TK5105.546
$b
.E99 2015
100
1
$a
Ezz-Eldin, Rabab.
$3
732657
245
1 0
$a
Analysis and design of networks-on-chip under high process variation
$h
[electronic resource] /
$c
by Rabab Ezz-Eldin, Magdy Ali El-Moursy, Hesham F.A. Hamed.
260
$a
Cham :
$b
Springer International Publishing :
$b
Imprint: Springer,
$c
2015.
300
$a
xxi, 141 p. :
$b
ill. (some col.), digital ;
$c
24 cm.
505
0
$a
Introduction -- Network On Chip Aspects -- Interconnection -- Process Variation -- Synchronous And Asynchronous NoC Design Under High Process Variation -- Novel Routing Algorithm -- Simulation Results -- Conclusions.
520
$a
This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns. Demonstrates the impact of process variation on Networks-on-Chip of different topologies; Includes an overview of the synchronous clocking scheme, clock distribution network, main building blocks in asynchronous NoC design, handshake protocols, data encoding, asynchronous protocol converters and routing algorithms; Describes a novel adaptive routing algorithm for asynchronous NoC designs, which selects the appr opriate output path based on process variation and congestion.
650
0
$a
Networks on a chip
$x
Design.
$3
674842
650
0
$a
Asynchronous circuits.
$3
468998
650
1 4
$a
Engineering.
$3
210888
650
2 4
$a
Circuits and Systems.
$3
274416
650
2 4
$a
Processor Architectures.
$3
274498
650
2 4
$a
Electronics and Microelectronics, Instrumentation.
$3
274412
700
1
$a
El-Moursy, Magdy Ali.
$3
732658
700
1
$a
Hamed, Hesham F.A.
$3
732659
710
2
$a
SpringerLink (Online service)
$3
273601
773
0
$t
Springer eBooks
856
4 0
$u
http://dx.doi.org/10.1007/978-3-319-25766-2
950
$a
Engineering (Springer-11647)
筆 0 讀者評論
全部
電子館藏
館藏
1 筆 • 頁數 1 •
1
條碼號
館藏地
館藏流通類別
資料類型
索書號
使用類型
借閱狀態
預約狀態
備註欄
附件
000000120511
電子館藏
1圖書
電子書
EB TK5105.546 E99 2015
一般使用(Normal)
在架
0
1 筆 • 頁數 1 •
1
多媒體
多媒體檔案
http://dx.doi.org/10.1007/978-3-319-25766-2
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼
登入