國立高雄大學圖資館 |

語系: 繁體中文

登入

回首頁 到查詢結果 [ subject:"Supercomputers." ]

切換: 標籤 | MARC模式 | ISBD

Multi-tier cached I/O architecture f...

Blas, Javier Garcia.

Multi-tier cached I/O architecture for supercomputers :a multi-tier cached I/O architecture for massively parallel supercomputers /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Multi-tier cached I/O architecture for supercomputers :Javier Garcia Blas, Florin Isaila, Jesus Carretero.
其他題名:	a multi-tier cached I/O architecture for massively parallel supercomputers /
其他題名:	Multi-tier cached I/O architecture for massively parallel supercomputers
作者:	Blas, Javier Garcia.
其他作者:	Isaila, Florin.
出版者:	Saarbrucken :Lambert Academic Publishing,c2011.
面頁冊數:	132 p. :ill. ;22 cm.
標題:	Parallel computers.
ISBN:	9783843393935 (pbk.) :

Multi-tier cached I/O architecture for supercomputers :a multi-tier cached I/O architecture for massively parallel supercomputers /
Blas, Javier Garcia.

Multi-tier cached I/O architecture for supercomputers :a multi-tier cached I/O architecture for massively parallel supercomputers /Multi-tier cached I/O architecture for massively parallel supercomputersJavier Garcia Blas, Florin Isaila, Jesus Carretero. - Saarbrucken :Lambert Academic Publishing,c2011. - 132 p. :ill. ;22 cm.

Includes bibliographical references (p. 123-132).

ISBN: 9783843393935 (pbk.) :NT$2343Subjects--Topical Terms:

204638
Parallel computers.

LC Class. No.: QA76.58 / B644 011

Multi-tier cached I/O architecture for supercomputers :a multi-tier cached I/O architecture for massively parallel supercomputers /
LDR:00703nam a2200169 a 4500 001 318832
005 20120222120741.0
008 120224s2011 gw a 000 0 eng d
020 $a 9783843393935 (pbk.) : $c NT$2343
035 $a nuk05060734
040 $a UK $b eng $c UK
041 0 $a eng
050 4 $a QA76.58 $b B644 011
100 1 $a Blas, Javier Garcia. $3 543399
245 1 0 $a Multi-tier cached I/O architecture for supercomputers : $b a multi-tier cached I/O architecture for massively parallel supercomputers / $c Javier Garcia Blas, Florin Isaila, Jesus Carretero.
246 3 0 $a Multi-tier cached I/O architecture for massively parallel supercomputers
260 $a Saarbrucken : $b Lambert Academic Publishing, $c c2011.
300 $a 132 p. : $b ill. ; $c 22 cm.
504 $a Includes bibliographical references (p. 123-132).
650 0 $a Parallel computers. $3 204638
650 0 $a Supercomputers. $3 211440
650 0 $a Computer architecture. $3 183006
700 1 $a Isaila, Florin. $3 543400
700 1 $a Carretero, Jesus. $3 543401