語系:
繁體中文
English
說明(常見問題)
圖資館首頁
登入
回首頁
到查詢結果
[ subject:"Adaptive computing systems" ]
切換:
標籤
|
MARC模式
|
ISBD
Energy efficient hardware-software c...
~
Ou, Jingzhao.
Energy efficient hardware-software co-synthesis using reconfigurable hardware
紀錄類型:
書目-電子資源 : Monograph/item
正題名/作者:
Energy efficient hardware-software co-synthesis using reconfigurable hardwareJingzhao Ou, Viktor K. Prasanna.
作者:
Ou, Jingzhao.
其他作者:
Prasanna Kumar, V. K.
出版者:
Boca Raton, Fla :Chapman & Hall/CRC,c2010.
面頁冊數:
1 online resource (202 p.) :ill.
標題:
Field programmable gate arraysEnergy consumption.
電子資源:
http://www.crcnetbase.com/isbn/978-1-58488-741-6
ISBN:
9781584887423 (electronic bk.)
Energy efficient hardware-software co-synthesis using reconfigurable hardware
Ou, Jingzhao.
Energy efficient hardware-software co-synthesis using reconfigurable hardware
[electronic resource] /Jingzhao Ou, Viktor K. Prasanna. - Boca Raton, Fla :Chapman & Hall/CRC,c2010. - 1 online resource (202 p.) :ill. - Chapman & Hall/CRC computer and information science series. - Chapman & Hall/CRC computer and information science series..
Includes bibliographical references (p. 187-195) and index.
Cover; Title; Copyright; Contents; List of Tables; List of Figures; Acknowledgments; Preface; Chapter 1: Introduction; Chapter 2: Reconfigurable Hardware; Chapter 3: A High-Level Hardware-Software Application Development Framework; Chapter 4: Energy Performance Modeling and Energy Efficient Mapping for a Class of Applications; Chapter 5: High-Level Rapid Energy Estimation and Design Space Exploration; Chapter 6: Hardware-Software Co-Design for Energy Efficient Implementations of Operating Systems; Chapter 7: Concluding Remarks and Future Directions; References; Index;
Energy dissipation and efficiency have prevented the widespread use of FPGA devices in embedded systems. Helping overcome these challenges, this book offers solutions for the development of energy efficient applications using FPGAs. It provides a framework for high-level hardware-software application development, describes energy performance modeling for reconfigurable system-on-chip devices, and explores energy efficient designs for various applications. The authors present a two-step rapid energy estimation technique that enables high-level design space exploration and offer a hardware-softw.
ISBN: 9781584887423 (electronic bk.)Subjects--Topical Terms:
649268
Field programmable gate arrays
--Energy consumption.Index Terms--Genre/Form:
214472
Electronic books.
LC Class. No.: TK7895.G36 / O94 2010eb
Dewey Class. No.: 621.39/5
Energy efficient hardware-software co-synthesis using reconfigurable hardware
LDR
:02224cmm a2200277Ka 4500
001
406554
003
OCoLC
005
20140108090644.0
006
m o d
007
cr cnu---unuuu
008
140128s2010 flua ob 001 0 eng d
020
$a
9781584887423 (electronic bk.)
020
$a
1584887427 (electronic bk.)
020
$z
9781584887416 (hbk.)
035
$a
ocn668400737
040
$a
N
$b
eng
$c
N
$d
EBLCP
$d
E7B
$d
VPI
$d
YDXCP
$d
OCLCQ
$d
MERUC
$d
OCLCQ
$d
DEBSZ
$d
OCLCQ
050
4
$a
TK7895.G36
$b
O94 2010eb
082
0 4
$a
621.39/5
$2
22
100
1
$a
Ou, Jingzhao.
$3
649267
245
1 0
$a
Energy efficient hardware-software co-synthesis using reconfigurable hardware
$h
[electronic resource] /
$c
Jingzhao Ou, Viktor K. Prasanna.
260
$a
Boca Raton, Fla :
$b
Chapman & Hall/CRC,
$c
c2010.
300
$a
1 online resource (202 p.) :
$b
ill.
490
1
$a
Chapman & Hall/CRC computer and information science series
504
$a
Includes bibliographical references (p. 187-195) and index.
505
0
$a
Cover; Title; Copyright; Contents; List of Tables; List of Figures; Acknowledgments; Preface; Chapter 1: Introduction; Chapter 2: Reconfigurable Hardware; Chapter 3: A High-Level Hardware-Software Application Development Framework; Chapter 4: Energy Performance Modeling and Energy Efficient Mapping for a Class of Applications; Chapter 5: High-Level Rapid Energy Estimation and Design Space Exploration; Chapter 6: Hardware-Software Co-Design for Energy Efficient Implementations of Operating Systems; Chapter 7: Concluding Remarks and Future Directions; References; Index;
520
$a
Energy dissipation and efficiency have prevented the widespread use of FPGA devices in embedded systems. Helping overcome these challenges, this book offers solutions for the development of energy efficient applications using FPGAs. It provides a framework for high-level hardware-software application development, describes energy performance modeling for reconfigurable system-on-chip devices, and explores energy efficient designs for various applications. The authors present a two-step rapid energy estimation technique that enables high-level design space exploration and offer a hardware-softw.
588
$a
Description based on print version record.
650
0
$a
Field programmable gate arrays
$x
Energy consumption.
$3
649268
650
0
$a
Field programmable gate arrays
$x
Design and construction.
$3
324959
650
0
$a
Adaptive computing systems
$x
Energy consumption.
$3
649269
650
0
$a
System design.
$3
182170
655
0
$a
Electronic books.
$2
local.
$3
214472
700
1
$a
Prasanna Kumar, V. K.
$3
296788
830
0
$a
Chapman & Hall/CRC computer and information science series.
$3
574456
856
4 0
$u
http://www.crcnetbase.com/isbn/978-1-58488-741-6
筆 0 讀者評論
全部
電子館藏
館藏
1 筆 • 頁數 1 •
1
條碼號
館藏地
館藏流通類別
資料類型
索書號
使用類型
借閱狀態
預約狀態
備註欄
附件
000000092345
電子館藏
1圖書
電子書
EB TK7895.G36 O94 c2010
一般使用(Normal)
在架
0
1 筆 • 頁數 1 •
1
多媒體
多媒體檔案
http://www.crcnetbase.com/isbn/978-1-58488-741-6
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼
登入