國立高雄大學圖資館 |

語系: 繁體中文

說明(常見問題)

圖資館首頁

登入

回首頁 到查詢結果 [ subject:"Oscillators, Electric" ]

切換: 標籤 | MARC模式 | ISBD

Design of CMOS phase-locked loops :f...

Razavi, Behzad,

Design of CMOS phase-locked loops :from circuit level to architecture level /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Design of CMOS phase-locked loops :Behzad Razavi, University of California, Los Angeles.
其他題名:	from circuit level to architecture level /
作者:	Razavi, Behzad,
面頁冊數:	xvi, 492 pages ;26 cm.
標題:	Phase-locked loopsDesign and construction.
ISBN:	9781108494540

Design of CMOS phase-locked loops :from circuit level to architecture level /
Razavi, Behzad,

Design of CMOS phase-locked loops :from circuit level to architecture level /Behzad Razavi, University of California, Los Angeles. - xvi, 492 pages ;26 cm.

Includes bibliographical references and index.

"A quick search on Google brings up nearly two dozen books on PLLs. So why another one? This book addresses the need for a text that methodically teaches modern CMOS PLLs for a wide range of applications. The objective is to teach the reader how to approach PLLs from transistor-level design to architecture development. Based on 25 years of teaching courses on the subject and the latest trends in industry, this book deals with oscillators, phase noise, analog phase-locked loops, digital phase-locked loops, RF synthesizers, delay-locked loops, clock and data recovery circuits, and frequency dividers. The objective is to reach a broad spectrum of readers while maintaining a cohesive flow. As with my past writings, I have implemented a multitude of pedagogical tools to help the reader learn efficiently-and experience the pleasure of learning. One principle that I uphold in writing is to start with the simplest possible arrangement, teach how it works and what shortcomings it has, and then add components to it to improve its performance. This approach allows the reader to see how a basic architecture evolves to a complex system. After laying the theoretical foundation for each topic, I present a step-by-step design flow and proceed to design the circuit. And not all design efforts are successful. The reader can clearly see how certain decisions lead to a dead end and how we revise these decisions to reach a new, more practical solution. This exploratory mentality not only makes the process of learning more exciting but also helps the reader see why each component is necessary, what criteria govern its choice, and what not to do. A unique aspect of this book is its extensive use of simulations to teach design and investigate agreement between theory and practice. For each design, I use the theoretical basis to choose certain parameters and predict the performance, and then I simulate the circuit. If the simulation results do not agree with the predictions, I delve into the details and determine why. Another unique aspect of this book is that it leverages concepts from one field (e.g., wireless technology) to another (e.g., wireline communications) by bringing the vast knowledge in these fields under one roof. A website for the book provides additional resources for readers and instructors, including Powerpoint slides and a solutions manual"--

ISBN: 9781108494540NT$1573

Source: cam 2200409 i 4500

LCCN: 2019056087

Nat. Bib. No.: GBC018610bnb

Nat. Bib. Agency Control No.: 019702525UkSubjects--Topical Terms:

257859
Phase-locked loops
--Design and construction.

LC Class. No.: TK7872.P38 / R388 2020

Dewey Class. No.: 621.3815/364

Design of CMOS phase-locked loops :from circuit level to architecture level /
LDR:03800nam a2200421 a 4500 001 571195
003 OCoLC
005 20200910042542.0
008 200910t20202020enka b 001 0 eng
010 $a 2019056087
015 $a GBC018610 $2 bnb
016 7 $a 019702525 $2 Uk
020 $a 9781108494540 $q hardcover : $c NT$1573
020 $a 1108494544 $q hardcover
020 $z 9781108788861 $q electronic book
029 1 $a UKMGB $b 019702525
029 1 $a CHVBK $b 58127802X
029 1 $a CHBIS $b 011568038
029 1 $a AU@ $b 000066665646
035 $a (OCoLC)1120689141
035 $a on1120689141
037 5 7 $a cam 2200409 i 4500
040 $a DLC $b eng $e rda $c DLC $d UKMGB $d YDX $d OCLCO $d OCLCF $d YDX
042 $a pcc
049 $a NUKM
050 0 0 $a TK7872.P38 $b R388 2020
082 0 0 $a 621.3815/364 $2 23
100 1 $a Razavi, Behzad, $e author. $3 858160
245 1 0 $a Design of CMOS phase-locked loops : $b from circuit level to architecture level / $c Behzad Razavi, University of California, Los Angeles.
264 1 $a Cambridge, United Kingdom ; $a New York, NY : $b Cambridge University Press, $c 2020.
264 4 $c ©2020
300 $a xvi, 492 pages ; $c 26 cm.
336 $a text $b txt $2 rdacontent
337 $a unmediated $b n $2 rdamedia
338 $a volume $b nc $2 rdacarrier
504 $a Includes bibliographical references and index.
520 $a "A quick search on Google brings up nearly two dozen books on PLLs. So why another one? This book addresses the need for a text that methodically teaches modern CMOS PLLs for a wide range of applications. The objective is to teach the reader how to approach PLLs from transistor-level design to architecture development. Based on 25 years of teaching courses on the subject and the latest trends in industry, this book deals with oscillators, phase noise, analog phase-locked loops, digital phase-locked loops, RF synthesizers, delay-locked loops, clock and data recovery circuits, and frequency dividers. The objective is to reach a broad spectrum of readers while maintaining a cohesive flow. As with my past writings, I have implemented a multitude of pedagogical tools to help the reader learn efficiently-and experience the pleasure of learning. One principle that I uphold in writing is to start with the simplest possible arrangement, teach how it works and what shortcomings it has, and then add components to it to improve its performance. This approach allows the reader to see how a basic architecture evolves to a complex system. After laying the theoretical foundation for each topic, I present a step-by-step design flow and proceed to design the circuit. And not all design efforts are successful. The reader can clearly see how certain decisions lead to a dead end and how we revise these decisions to reach a new, more practical solution. This exploratory mentality not only makes the process of learning more exciting but also helps the reader see why each component is necessary, what criteria govern its choice, and what not to do. A unique aspect of this book is its extensive use of simulations to teach design and investigate agreement between theory and practice. For each design, I use the theoretical basis to choose certain parameters and predict the performance, and then I simulate the circuit. If the simulation results do not agree with the predictions, I delve into the details and determine why. Another unique aspect of this book is that it leverages concepts from one field (e.g., wireless technology) to another (e.g., wireline communications) by bringing the vast knowledge in these fields under one roof. A website for the book provides additional resources for readers and instructors, including Powerpoint slides and a solutions manual"-- $c Provided by publisher.
650 0 $a Phase-locked loops $x Design and construction. $3 257859
650 0 $a Metal oxide semiconductors, Complementary $x Design and construction. $3 184363
650 0 $a Oscillators, Electric $x Design and construction. $3 467448
776 0 8 $i ebook version : $z 9781108788861
938 $a YBP Library Services $b YANK $n 16450015
994 $a C0 $b TWNUK