Radecka, Katarzyna.
Overview
| Works: | 0 works in 0 publications in 0 languages | |
|---|---|---|
Titles
Verification by error modeling :using testing techniques in hardware verification
by:
Radecka, Katarzyna.; SpringerLink (Online service); Zilic, Zeljko.
(Electronic resources)