國立高雄大學圖資館 |

語系: 繁體中文

說明(常見問題)

圖資館首頁

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Microarchitecture modeling for desig...

Princeton University.

Microarchitecture modeling for design-space exploration.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Microarchitecture modeling for design-space exploration.
作者:	Vachharajani, Manish.
面頁冊數:	150 p.
附註:	Advisers: Sharad Malik; David August.
附註:	Source: Dissertation Abstracts International, Volume: 65-08, Section: B, page: 4206.
Contained By:	Dissertation Abstracts International65-08B.
標題:	Engineering, Electronics and Electrical.
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3143424
ISBN:	0496011995

Microarchitecture modeling for design-space exploration.
Vachharajani, Manish.

Microarchitecture modeling for design-space exploration. - 150 p.

Advisers: Sharad Malik; David August.

Thesis (Ph.D.)--Princeton University, 2004.

Short model construction times allow more ideas to be explored in less time. This leads to shorter product time-to-market and more thorough design-space exploration. This also allows researchers to evaluate new design ideas faster, to efficiently evaluate ideas in the context of many designs, and, perhaps, develop a more fundamental understanding of microarchitecture due to these broader evaluations.

ISBN: 0496011995Subjects--Topical Terms:

226981
Engineering, Electronics and Electrical.

Microarchitecture modeling for design-space exploration.
LDR:03561nmm _2200313 _450 001 162814
005 20051017073526.5
008 090528s2004 eng d
020 $a 0496011995
035 $a 00149315
040 $a UnM $c UnM
100 0 $a Vachharajani, Manish. $3 227959
245 1 0 $a Microarchitecture modeling for design-space exploration.
300 $a 150 p.
500 $a Advisers: Sharad Malik; David August.
500 $a Source: Dissertation Abstracts International, Volume: 65-08, Section: B, page: 4206.
502 $a Thesis (Ph.D.)--Princeton University, 2004.
520 # $a Short model construction times allow more ideas to be explored in less time. This leads to shorter product time-to-market and more thorough design-space exploration. This also allows researchers to evaluate new design ideas faster, to efficiently evaluate ideas in the context of many designs, and, perhaps, develop a more fundamental understanding of microarchitecture due to these broader evaluations.
520 # $a The techniques presented in this dissertation are embodied in the Liberty Simulation Environment (LSE). LSE users have seen over an order of magnitude reduction in model development time. Their models were of high-quality; they were accurate, had adequate simulation speeds, and were compatible with static techniques for visualization and optimization.
520 # $a This dissertation describes a method to rapidly construct high-quality simulators. In particular, it examines structural modeling as a means to reduce construction time because it eliminates redundant effort required to manage design complexity in many modeling approaches, including that of programming a simulator in a sequential language. The dissertation also describes how to overcome common limitations in structural modeling that increase construction time by precluding amortization of component specification effort across models via component-based reuse. First, some time-consuming to specify design portions do not benefit from reuse, the logic for managing stall signals (i.e., timing-control) chief among them. Second, components flexible enough to enjoy reuse are often not reused in practice because of the number of details that must be understood in order to instantiate them. This dissertation addresses these issues by: (1) Presenting new insight into timing-control that allows it to be partitioned amongst reusable components. (2) Describing the application of programming language techniques (such as polymorphism and aspect-oriented programming) to allow creation of easy to reuse flexible components. (3) Allowing models to be statically analyzable in the presence of the above features.
520 # $a To identify the best processor designs, designers explore a vast design space. To assess the quality of candidate designs, designers construct and use simulators. Unfortunately, simulator construction is a bottleneck in this design-space exploration because existing simulator construction methodologies lead to long simulator development times. This bottleneck limits exploration to a small set of designs, potentially diminishing quality of the final design.
590 $a School code: 0181.
650 # 0 $a Engineering, Electronics and Electrical. $3 226981
650 # 0 $a Computer Science. $3 212513
690 $a 0544
690 $a 0984
710 0 # $a Princeton University. $3 212488
773 0 # $g 65-08B. $t Dissertation Abstracts International
790 $a 0181
790 1 0 $a August, David, $e advisor
790 1 0 $a Malik, Sharad, $e advisor
791 $a Ph.D.
792 $a 2004
856 4 0 $u http://libsw.nuk.edu.tw:81/login?url=http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3143424 $z http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3143424