國立高雄大學圖資館 |

語系: 繁體中文

說明(常見問題)

圖資館首頁

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Low-power heterogeneous reconfigurab...

University of California, Berkeley.

Low-power heterogeneous reconfigurable digital signal processors with energy-efficient interconnect network.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Low-power heterogeneous reconfigurable digital signal processors with energy-efficient interconnect network.
作者:	Zhang, Hui.
面頁冊數:	113 p.
附註:	Chair: Jan M. Rabaey.
附註:	Source: Dissertation Abstracts International, Volume: 65-09, Section: B, page: 4758.
Contained By:	Dissertation Abstracts International65-09B.
標題:	Engineering, Electronics and Electrical.
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3147057
ISBN:	0496055852

Low-power heterogeneous reconfigurable digital signal processors with energy-efficient interconnect network.
Zhang, Hui.

Low-power heterogeneous reconfigurable digital signal processors with energy-efficient interconnect network. - 113 p.

Chair: Jan M. Rabaey.

Thesis (Ph.D.)--University of California, Berkeley, 2004.

A heterogeneous reconfigurable digital signal processor consists of an array of coarse-grained computing units and memory units connected by reconfigurable local and global communications structures. The processor also contains distributed control units that dynamically analyze data operations and perform reconfiguration accordingly. The computing units can be independently configured to perform a variety of basic computational functions.

ISBN: 0496055852Subjects--Topical Terms:

226981
Engineering, Electronics and Electrical.

Low-power heterogeneous reconfigurable digital signal processors with energy-efficient interconnect network.
LDR:03637nmm _2200289 _450 001 162937
005 20051017073539.5
008 090528s2004 eng d
020 $a 0496055852
035 $a 00149438
040 $a UnM $c UnM
100 0 $a Zhang, Hui. $3 227520
245 1 0 $a Low-power heterogeneous reconfigurable digital signal processors with energy-efficient interconnect network.
300 $a 113 p.
500 $a Chair: Jan M. Rabaey.
500 $a Source: Dissertation Abstracts International, Volume: 65-09, Section: B, page: 4758.
502 $a Thesis (Ph.D.)--University of California, Berkeley, 2004.
520 # $a A heterogeneous reconfigurable digital signal processor consists of an array of coarse-grained computing units and memory units connected by reconfigurable local and global communications structures. The processor also contains distributed control units that dynamically analyze data operations and perform reconfiguration accordingly. The computing units can be independently configured to perform a variety of basic computational functions.
520 # $a Future portable devices with rich multimedia functions ask for increasingly powerful digital signal processors that deliver high performance, ultra low power, low cost, and good flexibility. Flexibility is a necessity to achieve high system integration (to save the space and cost) in the presence of multiple standards, and to support the diverse and rapidly evolving multimedia applications. While ASICs or dedicated hardware can achieve the lowest power consumption and the highest performance for a specific application, they can't meet the flexibility requirement. At another end, general-purpose instruction-based microprocessors or DSPs either fall short of performance or are too power inefficient. Recently, reconflgurable architectures, which are characterized as both software programmable and post-fabrication hardware configurable, have emerged as key alternative solutions providing the performance, energy-efficiency and cost similar to ASIC while being flexible enough for the target wireless and embedded multimedia application domains.
520 # $a This work thoroughly analyzes the algorithms of wireless speech coding and embedded multimedia processing such as video processing, and to identify the underlying computational kernels that account for a large fraction of execution time and energy. The main challenge of designing a reconfigurable processor is how to map these computational kernels effectively to the configurable computing units and to design a reconfigurable interconnect network that effectively combines these kernels into operational system. This thesis work describes the design methodology of an energy-efficient interconnect network, from both circuits and architecture perspective. Several novel low-swing interconnect schemes and hierarchical interconnect network architectures are proposed to achieve high energy efficiency. To verify the effectiveness of the proposed heterogeneous reconfigurable architecture, prototype chips were designed for wireless speech coding and embedded multimedia processing respectively. Measured results and benchmark studies demonstrate the effectiveness of the heterogenous reconfigurable architecture.
590 $a School code: 0028.
650 # 0 $a Engineering, Electronics and Electrical. $3 226981
650 # 0 $a Computer Science. $3 212513
690 $a 0544
690 $a 0984
710 0 # $a University of California, Berkeley. $3 212474
773 0 # $g 65-09B. $t Dissertation Abstracts International
790 $a 0028
790 1 0 $a Rabaey, Jan M., $e advisor
791 $a Ph.D.
792 $a 2004
856 4 0 $u http://libsw.nuk.edu.tw:81/login?url=http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3147057 $z http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3147057