國立高雄大學圖資館 |

語系: 繁體中文

說明(常見問題)

圖資館首頁

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Device technology development for ul...

Nasrullah, Jawad.

Device technology development for ultra-low-power circuit design.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Device technology development for ultra-low-power circuit design.
作者:	Nasrullah, Jawad.
面頁冊數:	182 p.
附註:	Adviser: G. Leonard Tyler.
附註:	Source: Dissertation Abstracts International, Volume: 66-01, Section: B, page: 0456.
Contained By:	Dissertation Abstracts International66-01B.
標題:	Engineering, Electronics and Electrical.
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3162308
ISBN:	0496960008

Device technology development for ultra-low-power circuit design.
Nasrullah, Jawad.

Device technology development for ultra-low-power circuit design. - 182 p.

Adviser: G. Leonard Tyler.

Thesis (Ph.D.)--Stanford University, 2005.

Ultra-low-power (ULP) circuit techniques incorporating dynamic threshold-voltage control through back-gate bias have promise for power control of leading-edge fine-geometry CMOS. The use of an edge-defined patterning process makes it possible to aggressively reduce the scale of thin-film transistors with back-gate-bias threshold-voltage control in a 3-D compatible IC process. With this approach, nanometer (nm) scale lines patterned in silicon, using 1-micrometer optical lithography with standard materials and standard processing equipment, are compatible with low-thermal-budget processes. For implementation, chemical-vapor deposition (CVD) defines spacers around optically-registered edges. These spacers are combined subsequently with a photoresist mask to pattern underlying layers. Ability to control variations in CVD and dry etching processes to less than 5% enables tight spacer-width control for patterning of features in the range of 18 to 180 nm. Local critical-dimension (CD) variations of up to 7 nm, based on CD-SEM analysis, are observed in test structures. Spacer-deposition roughness, oxide-etch chemistry, and edge-registration lithography contribute to CD variations and line-edge roughness. Analysis of deposited silicon and silicon-dioxide film surface roughness demonstrates that films thinner than about 20 nm are well formed when deposited more thickly than needed, and then reduced by etching to the desired dimension. Use of a binary process, consisting of alternating etching in hydrofluoric acid and nitric acid, improves roughness control. Insulated back-gated prototype thin-film transistors incorporate a 90-nm gate-length created by the use of edge-defined lithographic process. Threshold voltages of these devices are adjustable by about 100 mV per volt of back-gate bias. Intra-die variations are observed in the electrical characteristics of these devices. It is hypothesized that these variations are the result of polycrystalline-silicon grain-boundary charge traps, and channel shortening due to enhanced dopant diffusion along grain boundaries.

ISBN: 0496960008Subjects--Topical Terms:

226981
Engineering, Electronics and Electrical.

Device technology development for ultra-low-power circuit design.
LDR:03012nmm _2200253 _450 001 167304
005 20061005085848.5
008 090528s2005 eng d
020 $a 0496960008
035 $a 00197920
040 $a UnM $c UnM
100 0 $a Nasrullah, Jawad. $3 237450
245 1 0 $a Device technology development for ultra-low-power circuit design.
300 $a 182 p.
500 $a Adviser: G. Leonard Tyler.
500 $a Source: Dissertation Abstracts International, Volume: 66-01, Section: B, page: 0456.
502 $a Thesis (Ph.D.)--Stanford University, 2005.
520 # $a Ultra-low-power (ULP) circuit techniques incorporating dynamic threshold-voltage control through back-gate bias have promise for power control of leading-edge fine-geometry CMOS. The use of an edge-defined patterning process makes it possible to aggressively reduce the scale of thin-film transistors with back-gate-bias threshold-voltage control in a 3-D compatible IC process. With this approach, nanometer (nm) scale lines patterned in silicon, using 1-micrometer optical lithography with standard materials and standard processing equipment, are compatible with low-thermal-budget processes. For implementation, chemical-vapor deposition (CVD) defines spacers around optically-registered edges. These spacers are combined subsequently with a photoresist mask to pattern underlying layers. Ability to control variations in CVD and dry etching processes to less than 5% enables tight spacer-width control for patterning of features in the range of 18 to 180 nm. Local critical-dimension (CD) variations of up to 7 nm, based on CD-SEM analysis, are observed in test structures. Spacer-deposition roughness, oxide-etch chemistry, and edge-registration lithography contribute to CD variations and line-edge roughness. Analysis of deposited silicon and silicon-dioxide film surface roughness demonstrates that films thinner than about 20 nm are well formed when deposited more thickly than needed, and then reduced by etching to the desired dimension. Use of a binary process, consisting of alternating etching in hydrofluoric acid and nitric acid, improves roughness control. Insulated back-gated prototype thin-film transistors incorporate a 90-nm gate-length created by the use of edge-defined lithographic process. Threshold voltages of these devices are adjustable by about 100 mV per volt of back-gate bias. Intra-die variations are observed in the electrical characteristics of these devices. It is hypothesized that these variations are the result of polycrystalline-silicon grain-boundary charge traps, and channel shortening due to enhanced dopant diffusion along grain boundaries.
590 $a School code: 0212.
650 # 0 $a Engineering, Electronics and Electrical. $3 226981
690 $a 0544
710 0 # $a Stanford University. $3 212607
773 0 # $g 66-01B. $t Dissertation Abstracts International
790 $a 0212
790 1 0 $a Tyler, G. Leonard, $e advisor
791 $a Ph.D.
792 $a 2005
856 4 0 $u http://libsw.nuk.edu.tw:81/login?url=http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3162308 $z http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3162308