國立高雄大學圖資館 |

語系: 繁體中文

說明(常見問題)

圖資館首頁

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Integrated Circuit and System Design...

(1998 :)

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (vol. # 4148)16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006, Proceedings /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (vol. # 4148)edited by Johan Vounckx.
其他題名:	16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006, Proceedings /
其他作者:	Azemard, Nadine.
團體作者:
出版者:	Berlin Heidelberg :Springer-Verlag GmbH.,2006
面頁冊數:	xvi, 677 p. :ill., digital ;24 cm.
叢書名:	Lecture Notes in Computer Science,
Contained By:	Springer e-books
標題:	Integrated circuitsCongresses.Very large scale integration
電子資源:	http://dx.doi.org/10.1007/11847083
ISBN:	9783540390947 (paper)

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (vol. # 4148)16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006, Proceedings /
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (vol. # 4148)16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006, Proceedings /[electronic resource] :edited by Johan Vounckx. - Berlin Heidelberg :Springer-Verlag GmbH.,2006 - xvi, 677 p. :ill., digital ;24 cm. - Lecture Notes in Computer Science,41480302-9743 ;.

ISBN: 9783540390947 (paper)Subjects--Topical Terms:

436461
Integrated circuits
--Very large scale integration--Congresses.

LC Class. No.: TK7874.75 / .P38 2006

Dewey Class. No.: 621.395

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (vol. # 4148)16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006, Proceedings /
LDR:01060nmm _22002415a_450 001 186844
003 Springer
005 20071119163214.0
006 m d
007 cr nn 008mamaa
008 090528s2006 gw j eng d
020 $a 9783540390947 (paper)
020 $a 9783540390978 (electronic bk.)
035 $a 00334204
050 1 4 $a TK7874.75 $b .P38 2006
082 0 4 $2 22 $a 621.395
090 $a TK7874.75 $b .P311 2006
111 0 $n (3rd : $d 1998 : $c Amsterdam, Netherlands) $3 194767
245 1 0 $a Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (vol. # 4148) $b 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006, Proceedings / $c edited by Johan Vounckx. $h [electronic resource] :
260 # $a Berlin Heidelberg : $c 2006 $b Springer-Verlag GmbH.,
300 $a xvi, 677 p. : $b ill., digital ; $c 24 cm.
440 0 $a Lecture Notes in Computer Science, $v 4148 $x 0302-9743 ;
650 # 0 $a Integrated circuits $x Very large scale integration $x Computer-aided design $v Congresses. $3 436461
650 # 0 $a Computer Science. $3 212513
650 # 0 $a Arithmetic and Logic Structures. $3 276274
650 # 0 $a Circuits and Systems. $3 274416
650 # 0 $a Logic Design. $3 276275
650 # 0 $a Memory Structures. $3 274440
650 # 0 $a Processor Architectures. $3 274498
650 # 0 $a System Performance and Evaluation. $3 273898
700 0 # $a Azemard, Nadine. $3 279876
700 0 # $a Maurine, Philippe. $3 279877
700 0 # $a Vounckx, Johan. $3 279875
710 0 # $a SpringerLink (Online service) $3 273601
773 0 # $t Springer e-books
856 4 0 $u http://libsw.nuk.edu.tw:81/login?url=http://dx.doi.org/10.1007/11847083 $z http://dx.doi.org/10.1007/11847083
950 $a Computer Science (Springer-11645; ZDB-2-SCS)