國立高雄大學圖資館 |

語系: 繁體中文

說明(常見問題)

圖資館首頁

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

以FPGA平台開發可程式化密碼系統晶片 = A Programmable...

國立高雄大學電機工程學系碩士班

以FPGA平台開發可程式化密碼系統晶片 = A Programmable Cryptosystem SoC Developed by FPGA Platform

紀錄類型:	書目-語言資料,印刷品 : 單行本
並列題名:	A Programmable Cryptosystem SoC Developed by FPGA Platform
作者:	盧亮嘉,
其他團體作者:	國立高雄大學
出版地:	[高雄市]
出版者:	撰者;
出版年:	2009[民98]
面頁冊數:	84面圖、表 : 30公分;
標題:	低功率消耗
標題:	Advanced Encryption Standard
電子資源:	http://handle.ncl.edu.tw/11296/ndltd/85575639706047021820
附註:	指導教授：洪進華
附註:	參考書目：面
摘要註:	近年來IC科技發展非常迅速，科技的進步帶來通訊上的便利，也因此資訊安全的重要性日益提升，例如TPM (Trusted Platform Module) 電腦硬體防護技術與VPN (Virtual Private Network) 的網路安全防護技術等，這些都是針對密碼技術的研究，是目前備受到重視的課題。所以在本論文，我們著力於加解密系統晶片的開發與整合。在一個健全的密碼系統晶片上，應該有能力抵禦到各種安全性的攻擊。將密碼學中的私密金鑰演算法與公開金鑰演算法整合，可以全面性達到安全防護的效能。並加入亂數產生器的應用，可使得密碼系統的安全強度提升；另外，考量應用在嵌入式產品上的功率消耗限制，本論文提出一電源管理控制器，成功整合Clock Gating與Multiple Frequency Technology兩種技巧；在軟體發展上，論文使用NIOS II IDE軟體發展工具，配合CSoPC Prototype Verification驗證介面，將運算資料與控制指令傳送至NIOS II-based的SOPC系統內，驗證系統運算結果。論文針對嵌入式產品的應用，成功提出一個低功率消耗密碼系統晶片。 Recently, the IC technology develops very rapidly. The progress of the technology makes the communication convenient, so the security of information becomes more and more important. There are many skills which are relative to the security of information, such as TPM (Trusted Platform Module) and VPN (Virtual Private Network). The development of security technique is an important issue. In this thesis, we focus on the development and integration of a Cryptosystem SoC.A robust Cryptosystem SoC should be able to resist the attacks of the security information. It should integrate the private-key algorithm with public-key algorithm to fully protect the security information. Furthermore, it should provide the random number generator to promote the security level. Due to the limited power consumption on embedded system products, this thesis proposes a power management controller that integrates the technologies of Clock Gating and Multiple Frequency Technology. On the software development, this thesis uses the NIOS II IDE software development tool and CSoPC Prototype Verification interface to transmit the operating data and controlling commands to the NIOS II-based SOPC system and verify the operation results. We focus on the application of embedded products and succeed in developing a low-power cryptosystem SoC.

以FPGA平台開發可程式化密碼系統晶片 = A Programmable Cryptosystem SoC Developed by FPGA Platform
盧, 亮嘉

以FPGA平台開發可程式化密碼系統晶片 = A Programmable Cryptosystem SoC Developed by FPGA Platform / 盧亮嘉撰 - [高雄市] : 撰者, 2009[民98]. - 84面 ; 圖、表 ; 30公分.
指導教授：洪進華參考書目：面.
低功率消耗Advanced Encryption Standard

以FPGA平台開發可程式化密碼系統晶片 = A Programmable Cryptosystem SoC Developed by FPGA Platform
LDR:03644nam0a2200277 450 001 220274
005 20170214090815.0
009 220274
010 0 $b 精裝
010 0 $b 平裝
100 $a 20170214y2009 k y0chiy09 ea
101 1 $a chi $d chi $d eng
102 $a tw
105 $a ak am 000yy
200 1 $a 以FPGA平台開發可程式化密碼系統晶片 $d A Programmable Cryptosystem SoC Developed by FPGA Platform $z eng $f 盧亮嘉撰
210 $a [高雄市] $c 撰者 $d 2009[民98]
215 0 $a 84面 $c 圖、表 $d 30公分
300 $a 指導教授：洪進華
300 $a 參考書目：面
328 $a 碩士論文--國立高雄大學電機工程學系碩士班
330 $a 近年來IC科技發展非常迅速，科技的進步帶來通訊上的便利，也因此資訊安全的重要性日益提升，例如TPM (Trusted Platform Module) 電腦硬體防護技術與VPN (Virtual Private Network) 的網路安全防護技術等，這些都是針對密碼技術的研究，是目前備受到重視的課題。所以在本論文，我們著力於加解密系統晶片的開發與整合。在一個健全的密碼系統晶片上，應該有能力抵禦到各種安全性的攻擊。將密碼學中的私密金鑰演算法與公開金鑰演算法整合，可以全面性達到安全防護的效能。並加入亂數產生器的應用，可使得密碼系統的安全強度提升；另外，考量應用在嵌入式產品上的功率消耗限制，本論文提出一電源管理控制器，成功整合Clock Gating與Multiple Frequency Technology兩種技巧；在軟體發展上，論文使用NIOS II IDE軟體發展工具，配合CSoPC Prototype Verification驗證介面，將運算資料與控制指令傳送至NIOS II-based的SOPC系統內，驗證系統運算結果。論文針對嵌入式產品的應用，成功提出一個低功率消耗密碼系統晶片。 Recently, the IC technology develops very rapidly. The progress of the technology makes the communication convenient, so the security of information becomes more and more important. There are many skills which are relative to the security of information, such as TPM (Trusted Platform Module) and VPN (Virtual Private Network). The development of security technique is an important issue. In this thesis, we focus on the development and integration of a Cryptosystem SoC.A robust Cryptosystem SoC should be able to resist the attacks of the security information. It should integrate the private-key algorithm with public-key algorithm to fully protect the security information. Furthermore, it should provide the random number generator to promote the security level. Due to the limited power consumption on embedded system products, this thesis proposes a power management controller that integrates the technologies of Clock Gating and Multiple Frequency Technology. On the software development, this thesis uses the NIOS II IDE software development tool and CSoPC Prototype Verification interface to transmit the operating data and controlling commands to the NIOS II-based SOPC system and verify the operation results. We focus on the application of embedded products and succeed in developing a low-power cryptosystem SoC.
510 1 $a A Programmable Cryptosystem SoC Developed by FPGA Platform $z eng
610 0 $a 低功率消耗 $a 密碼系統 $a 橢圓曲線加密演算法 $a 系統晶片 $a 進階加密演算法
610 1 $a Advanced Encryption Standard $a Cryptosystem $a Elliptic Curve Cryptography $a Low Power $a SoC
681 $a 008M/0019 $b 542201 2104 $v 2007年版
700 1 $a 盧 $b 亮嘉 $4 撰 $3 353948
712 0 2 $a 國立高雄大學 $b 電機工程學系碩士班 $3 166118
801 0 $a tw $b 國立高雄大學 $c 20091020 $g CCR
856 7 $2 http $u http://handle.ncl.edu.tw/11296/ndltd/85575639706047021820