語系:
繁體中文
English
說明(常見問題)
圖資館首頁
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
Soft error mechanisms, modeling and ...
~
Sayil, Selahattin.
Soft error mechanisms, modeling and mitigation
紀錄類型:
書目-電子資源 : Monograph/item
正題名/作者:
Soft error mechanisms, modeling and mitigationby Selahattin Sayil.
作者:
Sayil, Selahattin.
出版者:
Cham :Springer International Publishing :2016.
面頁冊數:
xi, 105 p. :ill., digital ;24 cm.
Contained By:
Springer eBooks
標題:
Soft errors (Computer science)
電子資源:
http://dx.doi.org/10.1007/978-3-319-30607-0
ISBN:
9783319306070$q(electronic bk.)
Soft error mechanisms, modeling and mitigation
Sayil, Selahattin.
Soft error mechanisms, modeling and mitigation
[electronic resource] /by Selahattin Sayil. - Cham :Springer International Publishing :2016. - xi, 105 p. :ill., digital ;24 cm.
Introduction -- Mitigation of Single Event Effects -- Transmission Gate (TG) Based Soft Error Mitigation Methods -- Single Event Soft Error Mechanisms -- Modeling Single Event Crosstalk Noise in Nanometer Technologies -- Modeling of Single Event Coupling Delay and Speedup Effects -- Single Event Upset Hardening of Interconnects -- Soft-Error Aware Power Optimization -- Dynamic Threshold Technique for Soft Error and Soft Delay Mitigation.
This book introduces readers to various radiation soft-error mechanisms such as soft delays, radiation induced clock jitter and pulses, and single event (SE) coupling induced effects. In addition to discussing various radiation hardening techniques for combinational logic, the author also describes new mitigation strategies targeting commercial designs. Coverage includes novel soft error mitigation techniques such as the Dynamic Threshold Technique and Soft Error Filtering based on Transmission gate with varied gate and body bias. The discussion also includes modeling of SE crosstalk noise, delay and speed-up effects. Various mitigation strategies to eliminate SE coupling effects are also introduced. Coverage also includes the reliability of low power energy-efficient designs and the impact of leakage power consumption optimizations on soft error robustness. The author presents an analysis of various power optimization techniques, enabling readers to make design choices that reduce static power consumption and improve soft error reliability at the same time.
ISBN: 9783319306070$q(electronic bk.)
Standard No.: 10.1007/978-3-319-30607-0doiSubjects--Topical Terms:
740885
Soft errors (Computer science)
LC Class. No.: TK5102.96
Dewey Class. No.: 005.717
Soft error mechanisms, modeling and mitigation
LDR
:02434nmm a2200313 a 4500
001
483371
003
DE-He213
005
20160824105242.0
006
m d
007
cr nn 008maaau
008
161007s2016 gw s 0 eng d
020
$a
9783319306070$q(electronic bk.)
020
$a
9783319306063$q(paper)
024
7
$a
10.1007/978-3-319-30607-0
$2
doi
035
$a
978-3-319-30607-0
040
$a
GP
$c
GP
041
0
$a
eng
050
4
$a
TK5102.96
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
082
0 4
$a
005.717
$2
23
090
$a
TK5102.96
$b
.S274 2016
100
1
$a
Sayil, Selahattin.
$3
740884
245
1 0
$a
Soft error mechanisms, modeling and mitigation
$h
[electronic resource] /
$c
by Selahattin Sayil.
260
$a
Cham :
$b
Springer International Publishing :
$b
Imprint: Springer,
$c
2016.
300
$a
xi, 105 p. :
$b
ill., digital ;
$c
24 cm.
505
0
$a
Introduction -- Mitigation of Single Event Effects -- Transmission Gate (TG) Based Soft Error Mitigation Methods -- Single Event Soft Error Mechanisms -- Modeling Single Event Crosstalk Noise in Nanometer Technologies -- Modeling of Single Event Coupling Delay and Speedup Effects -- Single Event Upset Hardening of Interconnects -- Soft-Error Aware Power Optimization -- Dynamic Threshold Technique for Soft Error and Soft Delay Mitigation.
520
$a
This book introduces readers to various radiation soft-error mechanisms such as soft delays, radiation induced clock jitter and pulses, and single event (SE) coupling induced effects. In addition to discussing various radiation hardening techniques for combinational logic, the author also describes new mitigation strategies targeting commercial designs. Coverage includes novel soft error mitigation techniques such as the Dynamic Threshold Technique and Soft Error Filtering based on Transmission gate with varied gate and body bias. The discussion also includes modeling of SE crosstalk noise, delay and speed-up effects. Various mitigation strategies to eliminate SE coupling effects are also introduced. Coverage also includes the reliability of low power energy-efficient designs and the impact of leakage power consumption optimizations on soft error robustness. The author presents an analysis of various power optimization techniques, enabling readers to make design choices that reduce static power consumption and improve soft error reliability at the same time.
650
0
$a
Soft errors (Computer science)
$3
740885
650
0
$a
Error-correcting codes (Information theory)
$3
184310
650
1 4
$a
Engineering.
$3
210888
650
2 4
$a
Circuits and Systems.
$3
274416
650
2 4
$a
Electronic Circuits and Devices.
$3
495609
650
2 4
$a
Processor Architectures.
$3
274498
710
2
$a
SpringerLink (Online service)
$3
273601
773
0
$t
Springer eBooks
856
4 0
$u
http://dx.doi.org/10.1007/978-3-319-30607-0
950
$a
Engineering (Springer-11647)
筆 0 讀者評論
全部
電子館藏
館藏
1 筆 • 頁數 1 •
1
條碼號
館藏地
館藏流通類別
資料類型
索書號
使用類型
借閱狀態
預約狀態
備註欄
附件
000000123208
電子館藏
1圖書
電子書
EB TK5102.96 S274 2016
一般使用(Normal)
在架
0
1 筆 • 頁數 1 •
1
多媒體
多媒體檔案
http://dx.doi.org/10.1007/978-3-319-30607-0
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼
登入