語系:
繁體中文
English
說明(常見問題)
圖資館首頁
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
Parasitic substrate coupling in high...
~
Buccella, Pietro.
Parasitic substrate coupling in high voltage integrated circuitsminority and majority carriers propagation in semiconductor substrate /
紀錄類型:
書目-電子資源 : Monograph/item
正題名/作者:
Parasitic substrate coupling in high voltage integrated circuitsby Pietro Buccella ... [et al.].
其他題名:
minority and majority carriers propagation in semiconductor substrate /
其他作者:
Buccella, Pietro.
出版者:
Cham :Springer International Publishing :2018.
面頁冊數:
xvii, 183 p. :ill., digital ;24 cm.
Contained By:
Springer eBooks
標題:
Engineering.
電子資源:
http://dx.doi.org/10.1007/978-3-319-74382-0
ISBN:
9783319743820$q(electronic bk.)
Parasitic substrate coupling in high voltage integrated circuitsminority and majority carriers propagation in semiconductor substrate /
Parasitic substrate coupling in high voltage integrated circuits
minority and majority carriers propagation in semiconductor substrate /[electronic resource] :by Pietro Buccella ... [et al.]. - Cham :Springer International Publishing :2018. - xvii, 183 p. :ill., digital ;24 cm. - Analog circuits and signal processing,1872-082X. - Analog circuits and signal processing..
Chapter1: Overview of Parasitic Substrate Coupling -- Chapter2: Design Challenges in High Voltage ICs -- Chapter3: Substrate Modeling with Parasitic Transistors -- Chapter4: TCAD Validation of the Model -- Chapter5: Extraction Tool for the Substrate Network -- Chapter6: Parasitic Bipolar Transistors in Benchmark Structures -- Chapter7: Substrate Coupling Analysis and Evaluation of Protection Strategies.
This book introduces a new approach to model and predict substrate parasitic failures in integrated circuits with standard circuit design tools. The injection of majority and minority carriers in the substrate is a recurring problem in smart power ICs containing high voltage, high current switching devices besides sensitive control, protection and signal processing circuits. The injection of parasitic charges leads to the activation of substrate bipolar transistors. This book explores how these events can be evaluated for a wide range of circuit topologies. To this purpose, new generalized devices implemented in Verilog-A are used to model the substrate with standard circuit simulators. This approach was able to predict for the first time the activation of a latch-up in real circuits through post-layout SPICE simulation analysis. Discusses substrate modeling and circuit-level simulation of parasitic bipolar device coupling effects in integrated circuits; Includes circuit back-annotation of the parasitic lateral n-p-n and vertical p-n-p bipolar transistors in the substrate; Uses Spice for simulation and characterization of parasitic bipolar transistors, latch-up of the parasitic p-n-p-n structure, and electrostatic discharge (ESD) protection devices; Offers design guidelines to reduce couplings by adding specific test protections.
ISBN: 9783319743820$q(electronic bk.)
Standard No.: 10.1007/978-3-319-74382-0doiSubjects--Topical Terms:
210888
Engineering.
LC Class. No.: TK7888.4
Dewey Class. No.: 621.3815
Parasitic substrate coupling in high voltage integrated circuitsminority and majority carriers propagation in semiconductor substrate /
LDR
:02846nmm a2200325 a 4500
001
533694
003
DE-He213
005
20180913102032.0
006
m d
007
cr nn 008maaau
008
181205s2018 gw s 0 eng d
020
$a
9783319743820$q(electronic bk.)
020
$a
9783319743813$q(paper)
024
7
$a
10.1007/978-3-319-74382-0
$2
doi
035
$a
978-3-319-74382-0
040
$a
GP
$c
GP
041
0
$a
eng
050
4
$a
TK7888.4
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
082
0 4
$a
621.3815
$2
23
090
$a
TK7888.4
$b
.P223 2018
245
0 0
$a
Parasitic substrate coupling in high voltage integrated circuits
$h
[electronic resource] :
$b
minority and majority carriers propagation in semiconductor substrate /
$c
by Pietro Buccella ... [et al.].
260
$a
Cham :
$b
Springer International Publishing :
$b
Imprint: Springer,
$c
2018.
300
$a
xvii, 183 p. :
$b
ill., digital ;
$c
24 cm.
490
1
$a
Analog circuits and signal processing,
$x
1872-082X
505
0
$a
Chapter1: Overview of Parasitic Substrate Coupling -- Chapter2: Design Challenges in High Voltage ICs -- Chapter3: Substrate Modeling with Parasitic Transistors -- Chapter4: TCAD Validation of the Model -- Chapter5: Extraction Tool for the Substrate Network -- Chapter6: Parasitic Bipolar Transistors in Benchmark Structures -- Chapter7: Substrate Coupling Analysis and Evaluation of Protection Strategies.
520
$a
This book introduces a new approach to model and predict substrate parasitic failures in integrated circuits with standard circuit design tools. The injection of majority and minority carriers in the substrate is a recurring problem in smart power ICs containing high voltage, high current switching devices besides sensitive control, protection and signal processing circuits. The injection of parasitic charges leads to the activation of substrate bipolar transistors. This book explores how these events can be evaluated for a wide range of circuit topologies. To this purpose, new generalized devices implemented in Verilog-A are used to model the substrate with standard circuit simulators. This approach was able to predict for the first time the activation of a latch-up in real circuits through post-layout SPICE simulation analysis. Discusses substrate modeling and circuit-level simulation of parasitic bipolar device coupling effects in integrated circuits; Includes circuit back-annotation of the parasitic lateral n-p-n and vertical p-n-p bipolar transistors in the substrate; Uses Spice for simulation and characterization of parasitic bipolar transistors, latch-up of the parasitic p-n-p-n structure, and electrostatic discharge (ESD) protection devices; Offers design guidelines to reduce couplings by adding specific test protections.
650
0
$a
Engineering.
$3
210888
650
0
$a
Electronic circuits.
$3
182223
650
0
$a
Electronics.
$3
181966
650
0
$a
Microelectronics.
$3
182484
650
2 4
$a
Circuits and Systems.
$3
274416
650
2 4
$a
Electronic Circuits and Devices.
$3
495609
650
2 4
$a
Electronics and Microelectronics, Instrumentation.
$3
274412
700
1
$a
Buccella, Pietro.
$3
809545
710
2
$a
SpringerLink (Online service)
$3
273601
773
0
$t
Springer eBooks
830
0
$a
Analog circuits and signal processing.
$3
558088
856
4 0
$u
http://dx.doi.org/10.1007/978-3-319-74382-0
950
$a
Engineering (Springer-11647)
筆 0 讀者評論
全部
電子館藏
館藏
1 筆 • 頁數 1 •
1
條碼號
館藏地
館藏流通類別
資料類型
索書號
使用類型
借閱狀態
預約狀態
備註欄
附件
000000154284
電子館藏
1圖書
電子書
EB TK7888.4 .P223 2018 2018
一般使用(Normal)
在架
0
1 筆 • 頁數 1 •
1
多媒體
多媒體檔案
http://dx.doi.org/10.1007/978-3-319-74382-0
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼
登入