國立高雄大學圖資館 |

語系: 繁體中文

說明(常見問題)

圖資館首頁

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Embedded deep learningalgorithms, ar...

Bankman, Daniel.

Embedded deep learningalgorithms, architectures and circuits for always-on neural network processing /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Embedded deep learningby Bert Moons, Daniel Bankman, Marian Verhelst.
其他題名:	algorithms, architectures and circuits for always-on neural network processing /
作者:	Moons, Bert.
其他作者:	Bankman, Daniel.
出版者:	Cham :Springer International Publishing :2019.
面頁冊數:	xvi, 206 p. :ill., digital ;24 cm.
Contained By:	Springer eBooks
標題:	EducationData processing.
電子資源:	https://doi.org/10.1007/978-3-319-99223-5
ISBN:	9783319992235$q(electronic bk.)

Embedded deep learningalgorithms, architectures and circuits for always-on neural network processing /
Moons, Bert.

Embedded deep learningalgorithms, architectures and circuits for always-on neural network processing /[electronic resource] :by Bert Moons, Daniel Bankman, Marian Verhelst. - Cham :Springer International Publishing :2019. - xvi, 206 p. :ill., digital ;24 cm.

Chapter 1 Embedded Deep Neural Networks -- Chapter 2 Optimized Hierarchical Cascaded Processing -- Chapter 3 Hardware-Algorithm Co-optimizations -- Chapter 4 Circuit Techniques for Approximate Computing -- Chapter 5 ENVISION: Energy-Scalable Sparse Convolutional Neural Network Processing -- Chapter 6 BINAREYE: Digital and Mixed-signal Always-on Binary Neural Network Processing -- Chapter 7 Conclusions, contributions and future work.

This book covers algorithmic and hardware implementation techniques to enable embedded deep learning. The authors describe synergetic design approaches on the application-, algorithmic-, computer architecture-, and circuit-level that will help in achieving the goal of reducing the computational cost of deep learning algorithms. The impact of these techniques is displayed in four silicon prototypes for embedded deep learning. Gives a wide overview of a series of effective solutions for energy-efficient neural networks on battery constrained wearable devices; Discusses the optimization of neural networks for embedded deployment on all levels of the design hierarchy - applications, algorithms, hardware architectures, and circuits - supported by real silicon prototypes; Elaborates on how to design efficient Convolutional Neural Network processors, exploiting parallelism and data-reuse, sparse operations, and low-precision computations; Supports the introduced theory and design concepts by four real silicon prototypes. The physical realization's implementation and achieved performances are discussed elaborately to illustrated and highlight the introduced cross-layer design concepts.

ISBN: 9783319992235$q(electronic bk.)

Standard No.: 10.1007/978-3-319-99223-5doiSubjects--Topical Terms:

207353
Education
--Data processing.

LC Class. No.: LB1065 / .M666 2019

Dewey Class. No.: 370.1523

Embedded deep learningalgorithms, architectures and circuits for always-on neural network processing /
LDR:02670nmm a2200325 a 4500 001 553252
003 DE-He213
005 20190531115121.0
006 m d
007 cr nn 008maaau
008 191111s2019 gw s 0 eng d
020 $a 9783319992235$q(electronic bk.)
020 $a 9783319992228$q(paper)
024 7 $a 10.1007/978-3-319-99223-5 $2 doi
035 $a 978-3-319-99223-5
040 $a GP $c GP
041 0 $a eng
050 4 $a LB1065 $b .M666 2019
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 370.1523 $2 23
090 $a LB1065 $b .M818 2019
100 1 $a Moons, Bert. $3 834426
245 1 0 $a Embedded deep learning $h [electronic resource] : $b algorithms, architectures and circuits for always-on neural network processing / $c by Bert Moons, Daniel Bankman, Marian Verhelst.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2019.
300 $a xvi, 206 p. : $b ill., digital ; $c 24 cm.
505 0 $a Chapter 1 Embedded Deep Neural Networks -- Chapter 2 Optimized Hierarchical Cascaded Processing -- Chapter 3 Hardware-Algorithm Co-optimizations -- Chapter 4 Circuit Techniques for Approximate Computing -- Chapter 5 ENVISION: Energy-Scalable Sparse Convolutional Neural Network Processing -- Chapter 6 BINAREYE: Digital and Mixed-signal Always-on Binary Neural Network Processing -- Chapter 7 Conclusions, contributions and future work.
520 $a This book covers algorithmic and hardware implementation techniques to enable embedded deep learning. The authors describe synergetic design approaches on the application-, algorithmic-, computer architecture-, and circuit-level that will help in achieving the goal of reducing the computational cost of deep learning algorithms. The impact of these techniques is displayed in four silicon prototypes for embedded deep learning. Gives a wide overview of a series of effective solutions for energy-efficient neural networks on battery constrained wearable devices; Discusses the optimization of neural networks for embedded deployment on all levels of the design hierarchy - applications, algorithms, hardware architectures, and circuits - supported by real silicon prototypes; Elaborates on how to design efficient Convolutional Neural Network processors, exploiting parallelism and data-reuse, sparse operations, and low-precision computations; Supports the introduced theory and design concepts by four real silicon prototypes. The physical realization's implementation and achieved performances are discussed elaborately to illustrated and highlight the introduced cross-layer design concepts.
650 0 $a Education $x Data processing. $3 207353
650 0 $a Learning, Psychology of. $3 180819
650 0 $a Motivation in education. $3 215909
650 1 4 $a Circuits and Systems. $3 274416
650 2 4 $a Signal, Image and Speech Processing. $3 273768
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 274412
700 1 $a Bankman, Daniel. $3 834427
700 1 $a Verhelst, Marian. $3 375734
710 2 $a SpringerLink (Online service) $3 273601
773 0 $t Springer eBooks
856 4 0 $u https://doi.org/10.1007/978-3-319-99223-5
950 $a Engineering (Springer-11647)