語系: 繁體中文

說明(常見問題)

圖資館首頁

登入

Frontiers in Electronic Testing, ;

書目資訊

Efficient branch and bound search wi...

~

Bushnell, Michael L. (1950-)

Efficient branch and bound search with application to computer-aided design /

by: Bushnell, Michael L. (1950-)

From contamination to defects, fault...

~

Khare, Jitendra B.

From contamination to defects, faults, and yield loss :simulation and applications /

by: Khare, Jitendra B.

Multi-chip module test strategies /

~

Zorian, Yervant.

Multi-chip module test strategies /

by: Zorian, Yervant.

Testability concepts for digital ICs...

~

Beenker, F. P. M.

Testability concepts for digital ICs :the macro test approach /

by: Beenker, F. P. M.

Testing and testable design of high-...

~

Chakraborty, Kanad.

Testing and testable design of high-density random-access memories /

by: Chakraborty, Kanad.

Advances in electronic testing :chal...

~

Gizopoulos, Dimitris.

Advances in electronic testing :challenges and methodologies /

by: Gizopoulos, Dimitris.

Timing performance of nanometer digi...

~

Champac, Victor.

Timing performance of nanometer digital circuits under process variations

by: Champac, Victor.

Soft errors in modern electronic systems

~

Nicolaidis, Michael.

Soft errors in modern electronic systems

by: Nicolaidis, Michael.

A designer's guide to built-in self-test

~

SpringerLink (Online service)

A designer's guide to built-in self-test

by: SpringerLink (Online service)

Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits

by: Agrawal, Vishwani D.

Boundary-scan interconnect diagnosis

~

Cheung, Peter Y. K.

Boundary-scan interconnect diagnosis

by: Cheung, Peter Y. K.

Models in hardware testinglecture no...

~

SpringerLink (Online service)

Models in hardware testinglecture notes of the forum in honor of Christian Landrault /

by: SpringerLink (Online service)

Power-constrained testing of VLSI ci...

~

Al-Hashimi, Bashir.

Power-constrained testing of VLSI circuits

by: Al-Hashimi, Bashir.

Verification by error modeling :usin...

~

Radecka, Katarzyna.

Verification by error modeling :using testing techniques in hardware verification

by: Radecka, Katarzyna.

High performance memory testingdesig...

~

Adams, R. Dean.

High performance memory testingdesign principles, fault modeling, and self-test /

by: Adams, R. Dean.

Fault injection techniques and tools...

~

Benso, Alfredo.

Fault injection techniques and tools for embedded systems reliability evaluation

by: Benso, Alfredo.

Emerging Nanotechnologies :Test, Def...

~

SpringerLink (Online service)

Emerging Nanotechnologies :Test, Defect Tolerance, and Reliability /

by: SpringerLink (Online service)

New methods of concurrent checking

~

Goessel, M.

New methods of concurrent checking

by: Goessel, M.

Oscillation-Based Test in Mixed-Sign...

~

Sanchez, Gloria Huertas.

Oscillation-Based Test in Mixed-Signal Circuits

by: Sanchez, Gloria Huertas.

Fault Diagnosis of Analog Integrated Circuits /

by: Barua, Alok.

變更密碼

登入