國立高雄大學圖資館 |

Language: English

Back

Nano-scaled logic and memory devices :Modeling and fabrication

Record Type:	Electronic resources : Monograph/item
Title/Author:	Nano-scaled logic and memory devices :
Reminder of title:	Modeling and fabrication
Author:	Xuan, Peiqi.
Description:	126 p.
Notes:	Chair: Jeffrey Bokor.
Notes:	Source: Dissertation Abstracts International, Volume: 65-02, Section: B, page: 0950.
Contained By:	Dissertation Abstracts International65-02B.
Subject:	Engineering, Electronics and Electrical.
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3121764
ISBN:	0496691155

Nano-scaled logic and memory devices :Modeling and fabrication
Xuan, Peiqi.

Nano-scaled logic and memory devices :Modeling and fabrication [electronic resource] - 126 p.

Chair: Jeffrey Bokor.

Thesis (Ph.D.)--University of California, Berkeley, 2003.

A correct threshold voltage (Vt) can be achieved only by gate workfunction engineering in sub-30nm transistors. NiSi is proposed as a single gate material for multiple Vt CMOS applications because the workfunction of NiSi can be continuously adjusted over a large range by dopants implanted into the silicon film before silicidation. Furthermore, the NiSi gate has excellent compatibility with the current CMOS process because it causes no degradation of the resulting MOSFET performance. After all, nickel silicide is highly advantageous as a single gate material for future CMOS technologies.

ISBN: 0496691155Subjects--Topical Terms:

226981
Engineering, Electronics and Electrical.

Nano-scaled logic and memory devices :Modeling and fabrication
LDR:03352nmm _2200301 _450 001 162460
005 20051017073448.5
008 230606s2003 eng d
020 $a 0496691155
035 $a 00148961
035 $a 162460
040 $a UnM $c UnM
100 0 $a Xuan, Peiqi. $3 227599
245 1 0 $a Nano-scaled logic and memory devices : $b Modeling and fabrication $h [electronic resource]
300 $a 126 p.
500 $a Chair: Jeffrey Bokor.
500 $a Source: Dissertation Abstracts International, Volume: 65-02, Section: B, page: 0950.
502 $a Thesis (Ph.D.)--University of California, Berkeley, 2003.
520 # $a A correct threshold voltage (Vt) can be achieved only by gate workfunction engineering in sub-30nm transistors. NiSi is proposed as a single gate material for multiple Vt CMOS applications because the workfunction of NiSi can be continuously adjusted over a large range by dopants implanted into the silicon film before silicidation. Furthermore, the NiSi gate has excellent compatibility with the current CMOS process because it causes no degradation of the resulting MOSFET performance. After all, nickel silicide is highly advantageous as a single gate material for future CMOS technologies.
520 # $a Lateral solid-phase-epitaxy (SPE) is a practical approach to realizing the UTB structure with good uniformity and controllability of the thin Si channel film. SPEFETs are fabricated, and the quality of the SPE films is investigated. Within a short SPE range (≤60nm), the resulting film has good quality close to that of a perfect Si film, and good device performance has been achieved. The easy integration of SPEFET with bulk MOSFET makes it suitable for sub-50nm device generations.
520 # $a The fully depleted structure is also applied to flash memory, and the resulting FinFET SONGS can be successfully scaled to sub-40nm. The large V t windows and high current ratio between programmed/erased states enable multi-bit storage for even higher storage density. Good program/erase speeds, endurance and retention are demonstrated in FinFET SONGS memory devices. Devices fabricated on (100) sidewall surfaces show more resistance to electrical stress than do (110) devices. The FinFET SONGS device is a promising candidate for sub-100nm embedded flash memories.
520 # $a This dissertation investigates both the modeling and fabrication of ultra-thin-body (UTB) and double gate (DG) MOSFETs, which are proposed to suppress short channel effects (SCE) in nano-scaled MOSFETs. An analytic model is developed to evaluate the effectiveness of the structures. The minimum channel length with certain performance criteria can be derived from the physical dimensions of the transistor. The 2D effects in both the body and the high kappa gate dielectric are included. The influences of high body doping and pocket implants on SCE are also modeled. The results of the analytical model form the basis of the subsequent discussion of device design and fabrication.
590 $a School code: 0028.
650 # 0 $a Engineering, Electronics and Electrical. $3 226981
690 $a 0544
710 0 # $a University of California, Berkeley. $3 212474
773 0 # $g 65-02B. $t Dissertation Abstracts International
790 $a 0028
790 1 0 $a Bokor, Jeffrey, $e advisor
791 $a Ph.D.
792 $a 2003
856 4 0 $u http://libsw.nuk.edu.tw/login?url=http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3121764 $z http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3121764