國立高雄大學圖資館 |

Language: English

Back

Low thermal budget processing for se...

Rajendran, Bipin.

Low thermal budget processing for sequential three dimensional integrated circuit fabrication.

Record Type:	Electronic resources : Monograph/item
Title/Author:	Low thermal budget processing for sequential three dimensional integrated circuit fabrication.
Author:	Rajendran, Bipin.
Description:	95 p.
Notes:	Adviser: R. Fabian W. Pease.
Notes:	Source: Dissertation Abstracts International, Volume: 67-09, Section: B, page: 5296.
Contained By:	Dissertation Abstracts International67-09B.
Subject:	Engineering, Electronics and Electrical.
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3235327
ISBN:	9780542895425

Low thermal budget processing for sequential three dimensional integrated circuit fabrication.
Rajendran, Bipin.

Low thermal budget processing for sequential three dimensional integrated circuit fabrication. - 95 p.

Adviser: R. Fabian W. Pease.

Thesis (Ph.D.)--Stanford University, 2006.

Low temperature deposition techniques are promising candidates for forming the gate dielectric layer of upper level transistors. In our process, low-pressure chemical vapor deposition (LPCVD) is used to form the SiO2 gate insulator at 450°C. Implanted dopants at the source/drain and the amorphous silicon gate are activated using 30 ns pulses from a KrF excimer laser (248 nm wavelength) delivering more than 10 MW/cm2. Both n and p channel transistors exhibit on-off ratios in excess of 106, with drive currents and sub-threshold slopes similar to that of conventionally fabricated transistors. This process technology could be used to fabricate multiple levels of active devices in 3D ICs in a sequential manner.

ISBN: 9780542895425Subjects--Topical Terms:

226981
Engineering, Electronics and Electrical.

Low thermal budget processing for sequential three dimensional integrated circuit fabrication.
LDR:03062nmm _2200277 _450 001 180683
005 20080111103817.5
008 090528s2006 eng d
020 $a 9780542895425
035 $a 00311709
040 $a UMI $c UMI
100 0 $a Rajendran, Bipin. $3 264262
245 1 0 $a Low thermal budget processing for sequential three dimensional integrated circuit fabrication.
300 $a 95 p.
500 $a Adviser: R. Fabian W. Pease.
500 $a Source: Dissertation Abstracts International, Volume: 67-09, Section: B, page: 5296.
502 $a Thesis (Ph.D.)--Stanford University, 2006.
520 # $a Low temperature deposition techniques are promising candidates for forming the gate dielectric layer of upper level transistors. In our process, low-pressure chemical vapor deposition (LPCVD) is used to form the SiO2 gate insulator at 450°C. Implanted dopants at the source/drain and the amorphous silicon gate are activated using 30 ns pulses from a KrF excimer laser (248 nm wavelength) delivering more than 10 MW/cm2. Both n and p channel transistors exhibit on-off ratios in excess of 106, with drive currents and sub-threshold slopes similar to that of conventionally fabricated transistors. This process technology could be used to fabricate multiple levels of active devices in 3D ICs in a sequential manner.
520 # $a Recently, there has been great interest in developing three-dimensional (3D) integrated circuits (ICs) with multiple layers of transistors stacked one above the other. In this scheme, the active devices on different planes are separated by insulating layers (not more than a few microns thick) and are connected to each other by metal wires running vertically. Thus, it would be possible to increase the number of transistors per unit area and improve the overall circuit performance by reducing the average interconnect length. If the transistors at different levels are made sequentially on crystalline layers above existing circuitry, three-dimensional circuits with more than a million vertical wires per square millimeter could be fabricated. However, conventional high temperature processes such as dopant activation and gate oxidation would adversely affect the circuits at lower levels. Therefore, these steps have to be changed.
520 # $a The new process sequence features pulsed laser annealing for dopant activation. The thermal transient behavior during laser annealing is studied by solving the light absorption and thermal diffusion equations. Calculations and experiments indicate that it is possible to use laser annealing to activate dopants at the upper levels of 3D ICs while maintaining the quality and reliability of circuits at lower levels.
590 $a School code: 0212.
650 # 0 $a Engineering, Electronics and Electrical. $3 226981
690 $a 0544
710 0 # $a Stanford University. $3 212607
773 0 # $g 67-09B. $t Dissertation Abstracts International
790 $a 0212
790 1 0 $a Pease, R. Fabian W., $e advisor
791 $a Ph.D.
792 $a 2006
856 4 0 $u http://libsw.nuk.edu.tw:81/login?url=http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3235327 $z http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3235327