Language:
English
繁體中文
Help
圖資館首頁
Login
Back
Switch To:
Labeled
|
MARC Mode
|
ISBD
The gm/ID Methodology, a sizing tool...
~
Jespers, Paul.
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS circuitsthe semi-empirical and compact model approaches /
Record Type:
Electronic resources : Monograph/item
Title/Author:
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS circuitsby Paul Jespers.
Reminder of title:
the semi-empirical and compact model approaches /
Author:
Jespers, Paul.
Published:
Boston, MA :Springer Science+Business Media, LLC,2010.
Description:
xvi, 171 p. :ill., digital ;24 cm.
Series:
Analog circuits and signal processing
Contained By:
Springer eBooks
Subject:
Metal oxide semiconductors, ComplementaryDesign and construction.
Online resource:
http://dx.doi.org/10.1007/978-0-387-47101-3
ISBN:
9780387471013 (electronic bk.)
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS circuitsthe semi-empirical and compact model approaches /
Jespers, Paul.
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS circuits
the semi-empirical and compact model approaches /[electronic resource] :by Paul Jespers. - Boston, MA :Springer Science+Business Media, LLC,2010. - xvi, 171 p. :ill., digital ;24 cm. - Analog circuits and signal processing.
ISBN: 9780387471013 (electronic bk.)Subjects--Topical Terms:
184363
Metal oxide semiconductors, Complementary
--Design and construction.
LC Class. No.: TK7871.99.M44 / J47 2010
Dewey Class. No.: 621.3815
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS circuitsthe semi-empirical and compact model approaches /
LDR
:00881nmm 2200241 a 4500
001
274338
003
Springer
005
20101126112631.0
006
m d
007
cr nn 008maaau
008
101221s2010 mau s j eng d
020
$a
9780387471013 (electronic bk.)
020
$a
9780387471006 (paper)
035
$a
978-0-387-47100-6
050
0 4
$a
TK7871.99.M44
$b
J47 2010
082
0 4
$a
621.3815
$2
22
090
$a
TK7871.99.M44
$b
J58 2010
100
1
$a
Jespers, Paul.
$3
485493
245
1 4
$a
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS circuits
$h
[electronic resource] :
$b
the semi-empirical and compact model approaches /
$c
by Paul Jespers.
260
$a
Boston, MA :
$b
Springer Science+Business Media, LLC,
$c
2010.
300
$a
xvi, 171 p. :
$b
ill., digital ;
$c
24 cm.
440
0
$a
Analog circuits and signal processing
650
0
$a
Metal oxide semiconductors, Complementary
$x
Design and construction.
$3
184363
650
0
$a
Low voltage integrated circuits
$x
Design and construction.
$3
184466
650
0
$a
Linear integrated circuits
$x
Design and construction.
$3
209150
650
1 4
$a
Engineering.
$3
210888
650
2 4
$a
Circuits and Systems.
$3
274416
650
2 4
$a
Processor Architectures.
$3
274498
650
2 4
$a
Solid State Physics.
$3
376486
650
2 4
$a
Spectroscopy and Microscopy.
$3
376485
710
2
$a
SpringerLink (Online service)
$3
273601
773
0
$t
Springer eBooks
856
4 0
$u
http://dx.doi.org/10.1007/978-0-387-47101-3
950
$a
Engineering (Springer-11647)
based on 0 review(s)
ALL
電子館藏
Items
1 records • Pages 1 •
1
Inventory Number
Location Name
Item Class
Material type
Call number
Usage Class
Loan Status
No. of reservations
Opac note
Attachments
000000050588
電子館藏
1圖書
電子書
EB TK7871.99.M44 J47 2010
一般使用(Normal)
On shelf
0
1 records • Pages 1 •
1
Multimedia
Multimedia file
http://dx.doi.org/10.1007/978-0-387-47101-3
Reviews
Add a review
and share your thoughts with other readers
Export
pickup library
Processing
...
Change password
Login