國立高雄大學圖資館 |

Language: English

Back

Chip multiprocessor architecture :te...

Hammond, Lance Stirling.

Chip multiprocessor architecture :techniques to improve throughput and latency /

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Chip multiprocessor architecture :Kunle Olukotun, Lance Hammond, James Laudon.
Reminder of title:	techniques to improve throughput and latency /
Author:	Olukotun, Oyekunle Ayinde.
other author:	Laudon, James P.
Published:	[San Rafael, Calif.] :Morgan & Claypool Publishers,c2007.
Description:	viii, 145 p. :ill. ;24 cm.
Subject:	Parallel processing (Electronic computers)
ISBN:	159829122X (pbk.) :

Chip multiprocessor architecture :techniques to improve throughput and latency /
Olukotun, Oyekunle Ayinde.

Chip multiprocessor architecture :techniques to improve throughput and latency /Kunle Olukotun, Lance Hammond, James Laudon. - 1st ed. - [San Rafael, Calif.] :Morgan & Claypool Publishers,c2007. - viii, 145 p. :ill. ;24 cm. - Synthesis lectures on computer architecture,#31935-3235 ;. - Synthesis lectures in computer architecture ;#3..

Includes bibliographical references.

ISBN: 159829122X (pbk.) :NT$990Subjects--Topical Terms:

184697
Parallel processing (Electronic computers)

LC Class. No.: QA76.58 / O52 2007

Dewey Class. No.: 004.22

Chip multiprocessor architecture :techniques to improve throughput and latency /
LDR:00902nam a2200253 a 4500 001 279777
005 20110214143234.0
008 110222s2007 caua 000 0 eng d
020 $a 159829122X (pbk.) : $c NT$990
020 $a 9781598291223 (pbk.)
020 $a 1598291238 (ebk.)
020 $a 9781598291230 (ebk.)
035 $a (OCoLC)191054325 $z (OCoLC)149007268
035 $a (OCoLC)ocn191054325
035 $a 2989815
040 $a NUI $c NUI $d UOH $d BTCTA $d BAKER $d YDXCP $d TXA
041 0 $a eng
050 4 $a QA76.58 $b O52 2007
082 0 4 $a 004.22 $2 22
100 1 $a Olukotun, Oyekunle Ayinde. $3 491547
245 1 0 $a Chip multiprocessor architecture : $b techniques to improve throughput and latency / $c Kunle Olukotun, Lance Hammond, James Laudon.
250 $a 1st ed.
260 $a [San Rafael, Calif.] : $b Morgan & Claypool Publishers, $c c2007.
300 $a viii, 145 p. : $b ill. ; $c 24 cm.
490 1 $a Synthesis lectures on computer architecture, $x 1935-3235 ; $v #3
504 $a Includes bibliographical references.
650 0 $a Parallel processing (Electronic computers) $3 184697
650 0 $a High performance processors. $3 491551
650 0 $a Computer architecture. $3 183006
700 1 $a Laudon, James P. $3 491549
700 1 $a Hammond, Lance Stirling. $3 491548
830 0 $a Synthesis lectures in computer architecture ; $v #3. $3 491550