國立高雄大學圖資館 |

語系: 繁體中文

說明(常見問題)

圖資館首頁

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

A CMOS Direct-RF Sampling Band-Pass ...

Gupta, Subhanshu.

A CMOS Direct-RF Sampling Band-Pass SigmaDelta Receiver with Integrated QPLL for Software-Defined Radio Applications.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	A CMOS Direct-RF Sampling Band-Pass SigmaDelta Receiver with Integrated QPLL for Software-Defined Radio Applications.
作者:	Gupta, Subhanshu.
面頁冊數:	129 p.
附註:	Source: Dissertation Abstracts International, Volume: 72-07, Section: B, page: .
附註:	Adviser: David J. Allstot.
Contained By:	Dissertation Abstracts International72-07B.
標題:	Engineering, Electronics and Electrical.
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3452732
ISBN:	9781124604756

A CMOS Direct-RF Sampling Band-Pass SigmaDelta Receiver with Integrated QPLL for Software-Defined Radio Applications.
Gupta, Subhanshu.

A CMOS Direct-RF Sampling Band-Pass SigmaDelta Receiver with Integrated QPLL for Software-Defined Radio Applications. - 129 p.

Source: Dissertation Abstracts International, Volume: 72-07, Section: B, page: .

Thesis (Ph.D.)--University of Washington, 2011.

A direct-RF-sampled band-pass SigmaDelta modulator enables reconfigurable RF A/D conversion. It features a programmable narrow-band Q-enhanced low-noise amplifier and a phase-locked loop implemented using a low-phase-noise injection-locked harmonic-filtering quadrature voltage-controlled oscillator. The quadrature outputs of the PLL provide phase synchronization between a raised-cosine DAC and the quantizer. The three-tap raised-cosine finite-impulse response filter is embedded in the RF DAC. A complete receiver demonstrates progress towards Software-Defined Radio (SDR) applications. Implemented in 0.13 mum CMOS, it consumes 41 mW and achieves a spur-free dynamic range (SFDR) of 52/42 dB when tuned from 0.8/2.1 GHz. Measured IIP3 varies from -5 dBm to -7 dBm over the realized tuning range. For the PLL, the phase noise is -113 dBc/Hz at a 1 MHz offset, the carrier reference spur is at -74.5dBc, and the RMS period jitter is 1.38 ps at 3.2 GHz. The technique is also applicable to multi-channel parallel RF A/D conversion applications.

ISBN: 9781124604756Subjects--Topical Terms:

226981
Engineering, Electronics and Electrical.

A CMOS Direct-RF Sampling Band-Pass SigmaDelta Receiver with Integrated QPLL for Software-Defined Radio Applications.
LDR:03223nmm 2200277 4500 001 309705
005 20111105132450.5
008 111212s2011 ||||||||||||||||| ||eng d
020 $a 9781124604756
035 $a (UMI)AAI3452732
035 $a AAI3452732
040 $a UMI $c UMI
100 1 $a Gupta, Subhanshu. $3 531034
245 1 2 $a A CMOS Direct-RF Sampling Band-Pass SigmaDelta Receiver with Integrated QPLL for Software-Defined Radio Applications.
300 $a 129 p.
500 $a Source: Dissertation Abstracts International, Volume: 72-07, Section: B, page: .
500 $a Adviser: David J. Allstot.
502 $a Thesis (Ph.D.)--University of Washington, 2011.
520 $a A direct-RF-sampled band-pass SigmaDelta modulator enables reconfigurable RF A/D conversion. It features a programmable narrow-band Q-enhanced low-noise amplifier and a phase-locked loop implemented using a low-phase-noise injection-locked harmonic-filtering quadrature voltage-controlled oscillator. The quadrature outputs of the PLL provide phase synchronization between a raised-cosine DAC and the quantizer. The three-tap raised-cosine finite-impulse response filter is embedded in the RF DAC. A complete receiver demonstrates progress towards Software-Defined Radio (SDR) applications. Implemented in 0.13 mum CMOS, it consumes 41 mW and achieves a spur-free dynamic range (SFDR) of 52/42 dB when tuned from 0.8/2.1 GHz. Measured IIP3 varies from -5 dBm to -7 dBm over the realized tuning range. For the PLL, the phase noise is -113 dBc/Hz at a 1 MHz offset, the carrier reference spur is at -74.5dBc, and the RMS period jitter is 1.38 ps at 3.2 GHz. The technique is also applicable to multi-channel parallel RF A/D conversion applications.
520 $a To further exploit the digital processing capability available in modern CMOS technology, we also investigate the use of power efficient architectural schemes for digital calibration of low-pass SigmaDelta ADCs. Conventional full-rate least-mean squares (LMS) calibration techniques are limited from slow convergence and increased computational complexity/power dissipation especially for higher sampling frequencies. Half- (f s/2) and quarter-rate (fs/4) LMS calibration for oversampled A/D decimators are proposed to reduce the computational complexity. Noble identities and polyphase decimation are used to implement these schemes to match digital noise-cancellation filters (NCF) to the corresponding transfer functions of an analog fourth-order cascade sigma-delta (SigmaDelta) ADC. Energy savings up to 30% compared to conventional full-rate (f s) schemes are confirmed using an Altera Stratix II field-programmable gate array (FPGA). The analog front-end comprises a switched-capacitor 2-2 cascade SigmaDelta ADC implemented in 0.13mum CMOS. Using differential-pair opamps with gains of only 22 db and an oversampling ratio OSR = 8, the SigmaDelta ADC system achieves 11-bit accuracy over a 9.4 MHz bandwidth with SNR = 67 dB and SFDR = 75 dB.
590 $a School code: 0250.
650 4 $a Engineering, Electronics and Electrical. $3 226981
690 $a 0544
710 2 $a University of Washington. $3 492771
773 0 $t Dissertation Abstracts International $g 72-07B.
790 1 0 $a Allstot, David J., $e advisor
790 $a 0250
791 $a Ph.D.
792 $a 2011
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3452732