A pipelined multi-core MIPS machineh...
Kovalev, Mikhail.

 

  • A pipelined multi-core MIPS machinehardware implementation and correctness proof /
  • Record Type: Electronic resources : Monograph/item
    Title/Author: A pipelined multi-core MIPS machineby Mikhail Kovalev, Silvia M. Muller, Wolfgang J. Paul.
    Reminder of title: hardware implementation and correctness proof /
    other author: Kovalev, Mikhail.
    Published: Cham :Springer International Publishing :2014.
    Description: xii, 352 p. :ill., digital ;24 cm.
    Contained By: Springer eBooks
    Subject: MIPS (Computer architecture)
    Online resource: http://dx.doi.org/10.1007/978-3-319-13906-7
    ISBN: 9783319139067 (electronic bk.)
Items
  • 1 records • Pages 1 •
  • 1 records • Pages 1 •
Reviews
Export
pickup library
 
 
Change password
Login