語系:
繁體中文
English
說明(常見問題)
圖資館首頁
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
Flip-flop design in nanometer CMOSfr...
~
Alioto, Massimo.
Flip-flop design in nanometer CMOSfrom high speed to low energy /
紀錄類型:
書目-電子資源 : Monograph/item
正題名/作者:
Flip-flop design in nanometer CMOSby Massimo Alioto, Elio Consoli, Gaetano Palumbo.
其他題名:
from high speed to low energy /
作者:
Alioto, Massimo.
其他作者:
Consoli, Elio.
出版者:
Cham :Springer International Publishing :2015.
面頁冊數:
xv, 260 p. :ill., digital ;24 cm.
Contained By:
Springer eBooks
標題:
Metal oxide semiconductors, ComplementaryDesign and construction.
電子資源:
http://dx.doi.org/10.1007/978-3-319-01997-0
ISBN:
9783319019970 (electronic bk.)
Flip-flop design in nanometer CMOSfrom high speed to low energy /
Alioto, Massimo.
Flip-flop design in nanometer CMOS
from high speed to low energy /[electronic resource] :by Massimo Alioto, Elio Consoli, Gaetano Palumbo. - Cham :Springer International Publishing :2015. - xv, 260 p. :ill., digital ;24 cm.
The Logical Effort Method -- Design in the Energy-Delay Space -- Clocked Storage Elements -- Flip-Flop Optimized Design -- Analysis and Comparison in the Energy-Delay-Area Domain -- Energy Efficiency Versus Clock Slope -- Hold Time Issues and Impact of variations on Flip-Flop Topologies -- Ultra-Fast and Energy-Efficient Pulsed Latch Topologies.
This book provides a unified treatment of Flip-Flop design and selection in nanometer CMOS VLSI systems. The design aspects related to the energy-delay tradeoff in Flip-Flops are discussed, including their energy-optimal selection according to the targeted application, and the detailed circuit design in nanometer CMOS VLSI systems. Design strategies are derived in a coherent framework that includes explicitly nanometer effects, including leakage, layout parasitics and process/voltage/temperature variations, as main advances over the existing body of work in the field. The related design tradeoffs are explored in a wide range of applications and the related energy-performance targets. A wide range of existing and recently proposed Flip-Flop topologies are discussed. Theoretical foundations are provided to set the stage for the derivation of design guidelines, and emphasis is given on practical aspects and consequences of the presented results. Analytical models and derivations are introduced when needed to gain an insight into the inter-dependence of design parameters under practical constraints. This book serves as a valuable reference for practicing engineers working in the VLSI design area, and as text book for senior undergraduate, graduate and postgraduate students (already familiar with digital circuits and timing). Provides a unified treatment of Flip-Flop design and energy/variation-aware selection in nanometer CMOS VLSI systems Offers in-depth analysis of the impact of nanometer effects on design tradeoffs Presents a comprehensive analysis, by considering more than 20 topologies covering all relevant classes of circuits Uses a rigorous framework based on novel methodologies to include layout parasitics within the circuit design loop
ISBN: 9783319019970 (electronic bk.)
Standard No.: 10.1007/978-3-319-01997-0doiSubjects--Topical Terms:
184363
Metal oxide semiconductors, Complementary
--Design and construction.
LC Class. No.: TK7871.99.M44
Dewey Class. No.: 621.3815
Flip-flop design in nanometer CMOSfrom high speed to low energy /
LDR
:03092nmm a2200313 a 4500
001
460068
003
DE-He213
005
20150617094409.0
006
m d
007
cr nn 008maaau
008
151110s2015 gw s 0 eng d
020
$a
9783319019970 (electronic bk.)
020
$a
9783319019963 (paper)
024
7
$a
10.1007/978-3-319-01997-0
$2
doi
035
$a
978-3-319-01997-0
040
$a
GP
$c
GP
041
0
$a
eng
050
4
$a
TK7871.99.M44
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
082
0 4
$a
621.3815
$2
23
090
$a
TK7871.99.M44
$b
A411 2015
100
1
$a
Alioto, Massimo.
$3
254962
245
1 0
$a
Flip-flop design in nanometer CMOS
$h
[electronic resource] :
$b
from high speed to low energy /
$c
by Massimo Alioto, Elio Consoli, Gaetano Palumbo.
260
$a
Cham :
$b
Springer International Publishing :
$b
Imprint: Springer,
$c
2015.
300
$a
xv, 260 p. :
$b
ill., digital ;
$c
24 cm.
505
0
$a
The Logical Effort Method -- Design in the Energy-Delay Space -- Clocked Storage Elements -- Flip-Flop Optimized Design -- Analysis and Comparison in the Energy-Delay-Area Domain -- Energy Efficiency Versus Clock Slope -- Hold Time Issues and Impact of variations on Flip-Flop Topologies -- Ultra-Fast and Energy-Efficient Pulsed Latch Topologies.
520
$a
This book provides a unified treatment of Flip-Flop design and selection in nanometer CMOS VLSI systems. The design aspects related to the energy-delay tradeoff in Flip-Flops are discussed, including their energy-optimal selection according to the targeted application, and the detailed circuit design in nanometer CMOS VLSI systems. Design strategies are derived in a coherent framework that includes explicitly nanometer effects, including leakage, layout parasitics and process/voltage/temperature variations, as main advances over the existing body of work in the field. The related design tradeoffs are explored in a wide range of applications and the related energy-performance targets. A wide range of existing and recently proposed Flip-Flop topologies are discussed. Theoretical foundations are provided to set the stage for the derivation of design guidelines, and emphasis is given on practical aspects and consequences of the presented results. Analytical models and derivations are introduced when needed to gain an insight into the inter-dependence of design parameters under practical constraints. This book serves as a valuable reference for practicing engineers working in the VLSI design area, and as text book for senior undergraduate, graduate and postgraduate students (already familiar with digital circuits and timing). Provides a unified treatment of Flip-Flop design and energy/variation-aware selection in nanometer CMOS VLSI systems Offers in-depth analysis of the impact of nanometer effects on design tradeoffs Presents a comprehensive analysis, by considering more than 20 topologies covering all relevant classes of circuits Uses a rigorous framework based on novel methodologies to include layout parasitics within the circuit design loop
650
0
$a
Metal oxide semiconductors, Complementary
$x
Design and construction.
$3
184363
650
0
$a
Flip chip technology.
$3
711245
650
0
$a
Integrated circuits
$x
Very large scale integration
$x
Design and construction.
$3
182089
650
1 4
$a
Engineering.
$3
210888
650
2 4
$a
Circuits and Systems.
$3
274416
650
2 4
$a
Electronic Circuits and Devices.
$3
495609
650
2 4
$a
Processor Architectures.
$3
274498
650
2 4
$a
Nanotechnology and Microengineering.
$3
348421
700
1
$a
Consoli, Elio.
$3
711244
700
1
$a
Palumbo, Gaetano.
$3
254961
710
2
$a
SpringerLink (Online service)
$3
273601
773
0
$t
Springer eBooks
856
4 0
$u
http://dx.doi.org/10.1007/978-3-319-01997-0
950
$a
Engineering (Springer-11647)
筆 0 讀者評論
全部
電子館藏
館藏
1 筆 • 頁數 1 •
1
條碼號
館藏地
館藏流通類別
資料類型
索書號
使用類型
借閱狀態
預約狀態
備註欄
附件
000000109575
電子館藏
1圖書
電子書
EB TK7871.99.M44 A411 2015
一般使用(Normal)
在架
0
1 筆 • 頁數 1 •
1
多媒體
多媒體檔案
http://dx.doi.org/10.1007/978-3-319-01997-0
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼
登入