Language:
English
繁體中文
Help
圖資館首頁
Login
Back
Switch To:
Labeled
|
MARC Mode
|
ISBD
FPGA designbest practices for team-b...
~
Simpson, Philip Andrew.
FPGA designbest practices for team-based reuse /
Record Type:
Electronic resources : Monograph/item
Title/Author:
FPGA designby Philip Andrew Simpson.
Reminder of title:
best practices for team-based reuse /
Author:
Simpson, Philip Andrew.
Published:
Cham :Springer International Publishing :2015.
Description:
xi, 257 p. :ill. (some col.), digital ;24 cm.
Contained By:
Springer eBooks
Subject:
Field programmable gate arraysDesign.
Online resource:
http://dx.doi.org/10.1007/978-3-319-17924-7
ISBN:
9783319179247 (electronic bk.)
FPGA designbest practices for team-based reuse /
Simpson, Philip Andrew.
FPGA design
best practices for team-based reuse /[electronic resource] :by Philip Andrew Simpson. - 2nd ed. - Cham :Springer International Publishing :2015. - xi, 257 p. :ill. (some col.), digital ;24 cm.
Introduction -- Project Management -- Design Specification -- System Modeling -- Resource Scoping -- Design Environment -- Board Design -- Power and Thermal analysis -- Team Based Design -- RTL Design -- IP reuse -- Embedded Design -- Functional verification -- Timing Closure -- High level Design -- In System Debug -- Design Sign-off.
This book describes best practices for successful FPGA design. It is the result of the author's meetings with hundreds of customers on the challenges facing each of their FPGA design teams. By gaining an understanding into their design environments, processes, what works and what does not work, key areas of concern in implementing system designs have been identified and a recommended design methodology to overcome these challenges has been developed. This book's content has a strong focus on design teams that are spread across sites. The goal being to increase the productivity of FPGA design teams by establishing a common methodology across design teams; enabling the exchange of design blocks across teams. Coverage includes the complete FPGA design flow, from the basics to advanced techniques. This new edition has been enhanced to include new sections on System modeling, embedded design and high level design. The original sections on Design Environment, RTL design and timing closure have all been expanded to include more up to date techniques as well as providing more extensive scripts and RTL code that can be reused by readers. Presents complete, field-tested methodology for FPGA design, focused on reuse across design teams; Offers best practices for FPGA timing closure, in-system debug, and board design; Details techniques to resolve common pitfalls in designing with FPGAs.
ISBN: 9783319179247 (electronic bk.)
Standard No.: 10.1007/978-3-319-17924-7doiSubjects--Topical Terms:
724879
Field programmable gate arrays
--Design.
LC Class. No.: TK7895.G36
Dewey Class. No.: 621.395
FPGA designbest practices for team-based reuse /
LDR
:02698nmm a2200325 a 4500
001
469050
003
DE-He213
005
20151229091914.0
006
m d
007
cr nn 008maaau
008
160118s2015 gw s 0 eng d
020
$a
9783319179247 (electronic bk.)
020
$a
9783319179230 (paper)
024
7
$a
10.1007/978-3-319-17924-7
$2
doi
035
$a
978-3-319-17924-7
040
$a
GP
$c
GP
041
0
$a
eng
050
4
$a
TK7895.G36
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
082
0 4
$a
621.395
$2
23
090
$a
TK7895.G36
$b
S613 2015
100
1
$a
Simpson, Philip Andrew.
$3
724878
245
1 0
$a
FPGA design
$h
[electronic resource] :
$b
best practices for team-based reuse /
$c
by Philip Andrew Simpson.
250
$a
2nd ed.
260
$a
Cham :
$b
Springer International Publishing :
$b
Imprint: Springer,
$c
2015.
300
$a
xi, 257 p. :
$b
ill. (some col.), digital ;
$c
24 cm.
505
0
$a
Introduction -- Project Management -- Design Specification -- System Modeling -- Resource Scoping -- Design Environment -- Board Design -- Power and Thermal analysis -- Team Based Design -- RTL Design -- IP reuse -- Embedded Design -- Functional verification -- Timing Closure -- High level Design -- In System Debug -- Design Sign-off.
520
$a
This book describes best practices for successful FPGA design. It is the result of the author's meetings with hundreds of customers on the challenges facing each of their FPGA design teams. By gaining an understanding into their design environments, processes, what works and what does not work, key areas of concern in implementing system designs have been identified and a recommended design methodology to overcome these challenges has been developed. This book's content has a strong focus on design teams that are spread across sites. The goal being to increase the productivity of FPGA design teams by establishing a common methodology across design teams; enabling the exchange of design blocks across teams. Coverage includes the complete FPGA design flow, from the basics to advanced techniques. This new edition has been enhanced to include new sections on System modeling, embedded design and high level design. The original sections on Design Environment, RTL design and timing closure have all been expanded to include more up to date techniques as well as providing more extensive scripts and RTL code that can be reused by readers. Presents complete, field-tested methodology for FPGA design, focused on reuse across design teams; Offers best practices for FPGA timing closure, in-system debug, and board design; Details techniques to resolve common pitfalls in designing with FPGAs.
650
0
$a
Field programmable gate arrays
$x
Design.
$3
724879
650
1 4
$a
Engineering.
$3
210888
650
2 4
$a
Circuits and Systems.
$3
274416
650
2 4
$a
Processor Architectures.
$3
274498
650
2 4
$a
Electronics and Microelectronics, Instrumentation.
$3
274412
710
2
$a
SpringerLink (Online service)
$3
273601
773
0
$t
Springer eBooks
856
4 0
$u
http://dx.doi.org/10.1007/978-3-319-17924-7
950
$a
Engineering (Springer-11647)
based on 0 review(s)
ALL
電子館藏
Items
1 records • Pages 1 •
1
Inventory Number
Location Name
Item Class
Material type
Call number
Usage Class
Loan Status
No. of reservations
Opac note
Attachments
000000117480
電子館藏
1圖書
電子書
EB TK7895.G36 S613 2015
一般使用(Normal)
On shelf
0
1 records • Pages 1 •
1
Multimedia
Multimedia file
http://dx.doi.org/10.1007/978-3-319-17924-7
Reviews
Add a review
and share your thoughts with other readers
Export
pickup library
Processing
...
Change password
Login