國立高雄大學圖資館 |

語系: 繁體中文

說明(常見問題)

圖資館首頁

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Analog integrated circuit design aut...

Horta, Nuno.

Analog integrated circuit design automationplacement, routing and parasitic extraction techniques /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Analog integrated circuit design automationby Ricardo Martins, Nuno Lourenco, Nuno Horta.
其他題名:	placement, routing and parasitic extraction techniques /
作者:	Martins, Ricardo.
其他作者:	Lourenco, Nuno.
出版者:	Cham :Springer International Publishing :2017.
面頁冊數:	xvi, 207 p. :ill., digital ;24 cm.
Contained By:	Springer eBooks
標題:	Analog integrated circuitsComputer-aided design.
電子資源:	http://dx.doi.org/10.1007/978-3-319-34060-9
ISBN:	9783319340609$q(electronic bk.)

Analog integrated circuit design automationplacement, routing and parasitic extraction techniques /
Martins, Ricardo.

Analog integrated circuit design automationplacement, routing and parasitic extraction techniques /[electronic resource] :by Ricardo Martins, Nuno Lourenco, Nuno Horta. - Cham :Springer International Publishing :2017. - xvi, 207 p. :ill., digital ;24 cm.

1 Introduction -- 2 State-of-the-Art on Analog Layout Automation -- 3 AIDA-L: Architecture and Integration -- 4 Template-based Placer -- 5 Optimization-based Placer -- 6 Fully-Automatic Router -- 7 Empirical-based Parasitic Extractor -- 8 Experimental Results -- 9 Conclusions and Future Work.

This book introduces readers to a variety of tools for analog layout design automation. After discussing the placement and routing problem in electronic design automation (EDA), the authors overview a variety of automatic layout generation tools, as well as the most recent advances in analog layout-aware circuit sizing. The discussion includes different methods for automatic placement (a template-based Placer and an optimization-based Placer), a fully-automatic Router and an empirical-based Parasitic Extractor. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. All the methods described are applied to practical examples for a 130nm design process, as well as placement and routing benchmark sets. Introduces readers to hierarchical combination of Pareto fronts of placements; Presents electromigration-aware routing with multilayer multiport terminal structures; Includes evolutionary multi-objective multi-constraint detailed Router; Enables parasitic extraction performed over a semi-complete layout.

ISBN: 9783319340609$q(electronic bk.)

Standard No.: 10.1007/978-3-319-34060-9doiSubjects--Topical Terms:

714247
Analog integrated circuits
--Computer-aided design.

LC Class. No.: TK7874

Dewey Class. No.: 621.3815

Analog integrated circuit design automationplacement, routing and parasitic extraction techniques /
LDR:02454nmm a2200313 a 4500 001 504598
003 DE-He213
005 20160720155230.0
006 m d
007 cr nn 008maaau
008 171030s2017 gw s 0 eng d
020 $a 9783319340609$q(electronic bk.)
020 $a 9783319340593$q(paper)
024 7 $a 10.1007/978-3-319-34060-9 $2 doi
035 $a 978-3-319-34060-9
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7874
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
082 0 4 $a 621.3815 $2 23
090 $a TK7874 $b .M386 2017
100 1 $a Martins, Ricardo. $3 769458
245 1 0 $a Analog integrated circuit design automation $h [electronic resource] : $b placement, routing and parasitic extraction techniques / $c by Ricardo Martins, Nuno Lourenco, Nuno Horta.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2017.
300 $a xvi, 207 p. : $b ill., digital ; $c 24 cm.
505 0 $a 1 Introduction -- 2 State-of-the-Art on Analog Layout Automation -- 3 AIDA-L: Architecture and Integration -- 4 Template-based Placer -- 5 Optimization-based Placer -- 6 Fully-Automatic Router -- 7 Empirical-based Parasitic Extractor -- 8 Experimental Results -- 9 Conclusions and Future Work.
520 $a This book introduces readers to a variety of tools for analog layout design automation. After discussing the placement and routing problem in electronic design automation (EDA), the authors overview a variety of automatic layout generation tools, as well as the most recent advances in analog layout-aware circuit sizing. The discussion includes different methods for automatic placement (a template-based Placer and an optimization-based Placer), a fully-automatic Router and an empirical-based Parasitic Extractor. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. All the methods described are applied to practical examples for a 130nm design process, as well as placement and routing benchmark sets. Introduces readers to hierarchical combination of Pareto fronts of placements; Presents electromigration-aware routing with multilayer multiport terminal structures; Includes evolutionary multi-objective multi-constraint detailed Router; Enables parasitic extraction performed over a semi-complete layout.
650 0 $a Analog integrated circuits $x Computer-aided design. $3 714247
650 1 4 $a Engineering. $3 210888
650 2 4 $a Circuits and Systems. $3 274416
650 2 4 $a Processor Architectures. $3 274498
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 274412
700 1 $a Lourenco, Nuno. $3 714244
700 1 $a Horta, Nuno. $3 714245
710 2 $a SpringerLink (Online service) $3 273601
773 0 $t Springer eBooks
856 4 0 $u http://dx.doi.org/10.1007/978-3-319-34060-9
950 $a Engineering (Springer-11647)