國立高雄大學圖資館 |

Language: English

Back

Electrostatic Analysis of Gate All A...

Arizona State University.

Electrostatic Analysis of Gate All Around (GAA) Nanowire over FinFET.

Record Type:	Electronic resources : Monograph/item
Title/Author:	Electrostatic Analysis of Gate All Around (GAA) Nanowire over FinFET.
Author:	Rana, Parshant.
Published:	Ann Arbor : ProQuest Dissertations & Theses, 2017
Description:	64 p.
Notes:	Source: Masters Abstracts International, Volume: 56-05.
Notes:	Adviser: Lawrence Clark.
Contained By:	Masters Abstracts International56-05(E).
Subject:	Electrical engineering.
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10601418
ISBN:	9780355103298

Electrostatic Analysis of Gate All Around (GAA) Nanowire over FinFET.
Rana, Parshant.

Electrostatic Analysis of Gate All Around (GAA) Nanowire over FinFET. - Ann Arbor : ProQuest Dissertations & Theses, 2017 - 64 p.

Source: Masters Abstracts International, Volume: 56-05.

Thesis (M.S.)--Arizona State University, 2017.

CMOS Technology has been scaled down to 7 nm with FinFET replacing planar MOSFET devices. Due to short channel effects, the FinFET structure was developed to provide better electrostatic control on subthreshold leakage and saturation current over planar MOSFETs while having the desired current drive. The FinFET structure has an undoped or fully depleted fin, which supports immunity from random dopant fluctuations (RDF -- a phenomenon which causes a reduction in the threshold voltage and is prominent at sub 50 nm tech nodes due to lesser dopant atoms) and thus causes threshold voltage (Vth) roll-off by reducing the Vth. However, as the advanced CMOS technologies are shrinking down to a 5 nm technology node, subthreshold leakage and drain-induced-barrier-lowering (DIBL) are driving the introduction of new metal-oxide-semiconductor field-effect transistor (MOSFET) structures to improve performance. GAA field effect transistors are shown to be the potential candidates for these advanced nodes. In nanowire devices, due to the presence of the gate on all sides of the channel, DIBL should be lower compared to the FinFETs.

ISBN: 9780355103298Subjects--Topical Terms:

454503
Electrical engineering.

Electrostatic Analysis of Gate All Around (GAA) Nanowire over FinFET.
LDR:02935nmm a2200301 4500 001 523923
005 20180517120324.5
008 180709s2017 ||||||||||||||||| ||eng d
020 $a 9780355103298
035 $a (MiAaPQ)AAI10601418
035 $a (MiAaPQ)asu:17170
035 $a AAI10601418
040 $a MiAaPQ $c MiAaPQ
100 1 $a Rana, Parshant. $3 795405
245 1 0 $a Electrostatic Analysis of Gate All Around (GAA) Nanowire over FinFET.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2017
300 $a 64 p.
500 $a Source: Masters Abstracts International, Volume: 56-05.
500 $a Adviser: Lawrence Clark.
502 $a Thesis (M.S.)--Arizona State University, 2017.
520 $a CMOS Technology has been scaled down to 7 nm with FinFET replacing planar MOSFET devices. Due to short channel effects, the FinFET structure was developed to provide better electrostatic control on subthreshold leakage and saturation current over planar MOSFETs while having the desired current drive. The FinFET structure has an undoped or fully depleted fin, which supports immunity from random dopant fluctuations (RDF -- a phenomenon which causes a reduction in the threshold voltage and is prominent at sub 50 nm tech nodes due to lesser dopant atoms) and thus causes threshold voltage (Vth) roll-off by reducing the Vth. However, as the advanced CMOS technologies are shrinking down to a 5 nm technology node, subthreshold leakage and drain-induced-barrier-lowering (DIBL) are driving the introduction of new metal-oxide-semiconductor field-effect transistor (MOSFET) structures to improve performance. GAA field effect transistors are shown to be the potential candidates for these advanced nodes. In nanowire devices, due to the presence of the gate on all sides of the channel, DIBL should be lower compared to the FinFETs.
520 $a A 3-D technology computer aided design (TCAD) device simulation is done to compare the performance of FinFET and GAA nanowire structures with vertically stacked horizontal nanowires. Subthreshold slope, DIBL & saturation current are measured and compared between these devices. The FinFET's device performance has been matched with the ASAP7 compact model with the impact of tensile and compressive strain on NMOS & PMOS respectively. Metal work function is adjusted for the desired current drive. The nanowires have shown better electrostatic performance over FinFETs with excellent improvement in DIBL and subthreshold slope. This proves that horizontal nanowires can be the potential candidate for 5 nm technology node. A GAA nanowire structure for 5 nm tech node is characterized with a gate length of 15 nm. The structure is scaled down from 7 nm node to 5 nm by using a scaling factor of 0.7.
590 $a School code: 0010.
650 4 $a Electrical engineering. $3 454503
690 $a 0544
710 2 $a Arizona State University. $b Electrical Engineering. $3 708713
773 0 $t Masters Abstracts International $g 56-05(E).
790 $a 0010
791 $a M.S.
792 $a 2017
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10601418