Language:
English
繁體中文
Help
圖資館首頁
Login
Back
Switch To:
Labeled
|
MARC Mode
|
ISBD
High-level estimation and exploratio...
~
Chattopadhyay, Anupam.
High-level estimation and exploration of reliability for multi-processor system-on-chip
Record Type:
Electronic resources : Monograph/item
Title/Author:
High-level estimation and exploration of reliability for multi-processor system-on-chipby Zheng Wang, Anupam Chattopadhyay.
Author:
Wang, Zheng.
other author:
Chattopadhyay, Anupam.
Published:
Singapore :Springer Singapore :2018.
Description:
xx, 197 p. :ill. (some col.), digital ;24 cm.
Contained By:
Springer eBooks
Subject:
Systems on a chip.
Online resource:
http://dx.doi.org/10.1007/978-981-10-1073-6
ISBN:
9789811010736$q(electronic bk.)
High-level estimation and exploration of reliability for multi-processor system-on-chip
Wang, Zheng.
High-level estimation and exploration of reliability for multi-processor system-on-chip
[electronic resource] /by Zheng Wang, Anupam Chattopadhyay. - Singapore :Springer Singapore :2018. - xx, 197 p. :ill. (some col.), digital ;24 cm. - Computer architecture and design methodologies,2367-3478. - Computer architecture and design methodologies..
Introduction -- Background -- Related Work -- High-level Fault Injection and Simulation -- Architectural Reliability Estimation -- Architectural Reliability Exploration -- System-level Reliability Exploration -- Conclusion and Outlook.
This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures.
ISBN: 9789811010736$q(electronic bk.)
Standard No.: 10.1007/978-981-10-1073-6doiSubjects--Topical Terms:
224012
Systems on a chip.
LC Class. No.: TK7895.E42
Dewey Class. No.: 006.22
High-level estimation and exploration of reliability for multi-processor system-on-chip
LDR
:01855nmm a2200325 a 4500
001
526602
003
DE-He213
005
20170623164403.0
006
m d
007
cr nn 008maaau
008
181012s2018 si s 0 eng d
020
$a
9789811010736$q(electronic bk.)
020
$a
9789811010729$q(paper)
024
7
$a
10.1007/978-981-10-1073-6
$2
doi
035
$a
978-981-10-1073-6
040
$a
GP
$c
GP
041
0
$a
eng
050
4
$a
TK7895.E42
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
082
0 4
$a
006.22
$2
23
090
$a
TK7895.E42
$b
W246 2018
100
1
$a
Wang, Zheng.
$3
651750
245
1 0
$a
High-level estimation and exploration of reliability for multi-processor system-on-chip
$h
[electronic resource] /
$c
by Zheng Wang, Anupam Chattopadhyay.
260
$a
Singapore :
$b
Springer Singapore :
$b
Imprint: Springer,
$c
2018.
300
$a
xx, 197 p. :
$b
ill. (some col.), digital ;
$c
24 cm.
490
1
$a
Computer architecture and design methodologies,
$x
2367-3478
505
0
$a
Introduction -- Background -- Related Work -- High-level Fault Injection and Simulation -- Architectural Reliability Estimation -- Architectural Reliability Exploration -- System-level Reliability Exploration -- Conclusion and Outlook.
520
$a
This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures.
650
0
$a
Systems on a chip.
$3
224012
650
0
$a
Fault-tolerant computing.
$3
324957
650
1 4
$a
Engineering.
$3
210888
650
2 4
$a
Circuits and Systems.
$3
274416
650
2 4
$a
Performance and Reliability.
$3
277564
650
2 4
$a
Electronic Circuits and Devices.
$3
495609
700
1
$a
Chattopadhyay, Anupam.
$3
338679
710
2
$a
SpringerLink (Online service)
$3
273601
773
0
$t
Springer eBooks
830
0
$a
Computer architecture and design methodologies.
$3
753537
856
4 0
$u
http://dx.doi.org/10.1007/978-981-10-1073-6
950
$a
Engineering (Springer-11647)
based on 0 review(s)
ALL
電子館藏
Items
1 records • Pages 1 •
1
Inventory Number
Location Name
Item Class
Material type
Call number
Usage Class
Loan Status
No. of reservations
Opac note
Attachments
000000149321
電子館藏
1圖書
電子書
EB TK7895.E42 W246 2018 2018
一般使用(Normal)
On shelf
0
1 records • Pages 1 •
1
Multimedia
Multimedia file
http://dx.doi.org/10.1007/978-981-10-1073-6
Reviews
Add a review
and share your thoughts with other readers
Export
pickup library
Processing
...
Change password
Login