國立高雄大學圖資館 |

Language: English

Back

Formal verification of floating-poin...

Russinoff, David M.

Formal verification of floating-point hardware designa mathematical approach /

Record Type:	Electronic resources : Monograph/item
Title/Author:	Formal verification of floating-point hardware designby David M. Russinoff.
Reminder of title:	a mathematical approach /
Author:	Russinoff, David M.
Published:	Cham :Springer International Publishing :2019.
Description:	xxiv, 382 p. :ill., digital ;24 cm.
Contained By:	Springer eBooks
Subject:	Formal methods (Computer science)
Online resource:	https://doi.org/10.1007/978-3-319-95513-1
ISBN:	9783319955131$q(electronic bk.)

Formal verification of floating-point hardware designa mathematical approach /
Russinoff, David M.

Formal verification of floating-point hardware designa mathematical approach /[electronic resource] :by David M. Russinoff. - Cham :Springer International Publishing :2019. - xxiv, 382 p. :ill., digital ;24 cm.

1 Basic Arithmetic Functions -- 2 Bit Vectors -- 3 Logical Operations -- 4 Floating-Point Numbers -- 5 Floating-Point Formats -- 6 Rounding -- 7 IEEE-Compliant Square Root -- 8 Addition -- 9 Multiplication -- 10 SRT Division and Square Root -- 11 FMA-Based Division -- 12 SSE Floating-Point Instructions -- 13 x87 Instructions -- 14 Arm Floating-Point Instructions -- 15 The Modeling Language -- 16 Double-Precision Multiplication -- 17 Double-Precision Addition and FMA -- 18 Multi-Precision Radix-4 SRT Division -- 19 Multi-Precision Radix-4 SRT Square Root.

This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods. Formal Verification of Floating-Point Hardware Design advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies. The book consists of five parts, the first two of which present a rigorous exposition of the general theory based on the first principles of arithmetic. Part I covers bit vectors and the bit manipulation primitives, integer and fixed-point encodings, and bit-wise logical operations. Part II addresses the properties of floating-point numbers, the formats in which they are encoded as bit vectors, and the various modes of floating-point rounding. In Part III, the theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations. As a basis for the formal verification of such implementations, Part IV contains high-level specifications of correctness of the basic arithmetic instructions of several major industry-standard floating-point architectures, including all details pertaining to the handling of exceptional conditions. Part V illustrates the methodology, applying the preceding theory to the comprehensive verification of a state-of-the-art commercial floating-point unit. All of these results have been formalized in the logic of the ACL2 theorem prover and mechanically checked to ensure their correctness. They are presented here, however, in simple conventional mathematical notation. The book presupposes no familiarity with ACL2, logic design, or any mathematics beyond basic high school algebra. It will be of interest to verification engineers as well as arithmetic circuit designers who appreciate the value of a rigorous approach to their art, and is suitable as a graduate text in computer arithmetic.

ISBN: 9783319955131$q(electronic bk.)

Standard No.: 10.1007/978-3-319-95513-1doiSubjects--Topical Terms:

277520
Formal methods (Computer science)

LC Class. No.: QA76.9.F67 / R877 2019

Dewey Class. No.: 004.0151

Formal verification of floating-point hardware designa mathematical approach /
LDR:03729nmm a2200325 a 4500 001 553214
003 DE-He213
005 20190530161821.0
006 m d
007 cr nn 008maaau
008 191111s2019 gw s 0 eng d
020 $a 9783319955131$q(electronic bk.)
020 $a 9783319955124$q(paper)
024 7 $a 10.1007/978-3-319-95513-1 $2 doi
035 $a 978-3-319-95513-1
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.9.F67 $b R877 2019
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 004.0151 $2 23
090 $a QA76.9.F67 $b R969 2019
100 1 $a Russinoff, David M. $3 834379
245 1 0 $a Formal verification of floating-point hardware design $h [electronic resource] : $b a mathematical approach / $c by David M. Russinoff.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2019.
300 $a xxiv, 382 p. : $b ill., digital ; $c 24 cm.
505 0 $a 1 Basic Arithmetic Functions -- 2 Bit Vectors -- 3 Logical Operations -- 4 Floating-Point Numbers -- 5 Floating-Point Formats -- 6 Rounding -- 7 IEEE-Compliant Square Root -- 8 Addition -- 9 Multiplication -- 10 SRT Division and Square Root -- 11 FMA-Based Division -- 12 SSE Floating-Point Instructions -- 13 x87 Instructions -- 14 Arm Floating-Point Instructions -- 15 The Modeling Language -- 16 Double-Precision Multiplication -- 17 Double-Precision Addition and FMA -- 18 Multi-Precision Radix-4 SRT Division -- 19 Multi-Precision Radix-4 SRT Square Root.
520 $a This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods. Formal Verification of Floating-Point Hardware Design advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies. The book consists of five parts, the first two of which present a rigorous exposition of the general theory based on the first principles of arithmetic. Part I covers bit vectors and the bit manipulation primitives, integer and fixed-point encodings, and bit-wise logical operations. Part II addresses the properties of floating-point numbers, the formats in which they are encoded as bit vectors, and the various modes of floating-point rounding. In Part III, the theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations. As a basis for the formal verification of such implementations, Part IV contains high-level specifications of correctness of the basic arithmetic instructions of several major industry-standard floating-point architectures, including all details pertaining to the handling of exceptional conditions. Part V illustrates the methodology, applying the preceding theory to the comprehensive verification of a state-of-the-art commercial floating-point unit. All of these results have been formalized in the logic of the ACL2 theorem prover and mechanically checked to ensure their correctness. They are presented here, however, in simple conventional mathematical notation. The book presupposes no familiarity with ACL2, logic design, or any mathematics beyond basic high school algebra. It will be of interest to verification engineers as well as arithmetic circuit designers who appreciate the value of a rigorous approach to their art, and is suitable as a graduate text in computer arithmetic.
650 0 $a Formal methods (Computer science) $3 277520
650 0 $a Floating-point arithmetic. $3 229083
650 0 $a System design. $3 182170
650 1 4 $a Circuits and Systems. $3 274416
650 2 4 $a Software Engineering. $3 274511
650 2 4 $a Processor Architectures. $3 274498
650 2 4 $a Performance and Reliability. $3 277564
710 2 $a SpringerLink (Online service) $3 273601
773 0 $t Springer eBooks
856 4 0 $u https://doi.org/10.1007/978-3-319-95513-1
950 $a Engineering (Springer-11647)