語系:
繁體中文
English
說明(常見問題)
圖資館首頁
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
Learning from VLSI design experience
~
Lee, Weng Fook.
Learning from VLSI design experience
紀錄類型:
書目-電子資源 : Monograph/item
正題名/作者:
Learning from VLSI design experienceby Weng Fook Lee.
作者:
Lee, Weng Fook.
出版者:
Cham :Springer International Publishing :2019.
面頁冊數:
xxix, 214 p. :ill., digital ;24 cm.
Contained By:
Springer eBooks
標題:
Integrated circuitsVery large scale integration
電子資源:
https://doi.org/10.1007/978-3-030-03238-8
ISBN:
9783030032388$q(electronic bk.)
Learning from VLSI design experience
Lee, Weng Fook.
Learning from VLSI design experience
[electronic resource] /by Weng Fook Lee. - Cham :Springer International Publishing :2019. - xxix, 214 p. :ill., digital ;24 cm.
Chapter 1. Introduction -- Chapter 2. Design Methodology and Flow -- Chapter 3. Multiple Clock Design -- Chapter 4. Latch Inference -- Chapter 5. Design for Test -- Chapter 6. Signed Verilog -- Chapter 7. State Machine -- Chapter 8. RTL Coding Guideline -- Chapter 9. Code Coverage.
This book shares with readers practical design knowledge gained from the author's 24 years of IC design experience. The author addresses issues and challenges faced commonly by IC designers, along with solutions and workarounds. Guidelines are described for tackling issues such as clock domain crossing, using lockup latch to cross clock domains during scan shift, implementation of scan chains across power domain, optimization methods to improve timing, how standard cell libraries can aid in synthesis optimization, BKM (best known method) for RTL coding, test compression, memory BIST, usage of signed Verilog for design requiring +ve and -ve calculations, state machine, code coverage and much more. Numerous figures and examples are provided to aid the reader in understanding the issues and their workarounds. Addresses practical design issues and their workarounds; Discusses issues such as CDC, crossing clock domain in shift, scan chains across power domain, timing optimization, standard cell library influence on synthesis, DFT, code coverage, state machine; Provides readers with an RTL coding guideline, based on real experience.
ISBN: 9783030032388$q(electronic bk.)
Standard No.: 10.1007/978-3-030-03238-8doiSubjects--Topical Terms:
257763
Integrated circuits
--Very large scale integration
LC Class. No.: TK7874.75 / .L449 2019
Dewey Class. No.: 621.395
Learning from VLSI design experience
LDR
:02372nmm a2200325 a 4500
001
555580
003
DE-He213
005
20190703135657.0
006
m d
007
cr nn 008maaau
008
191121s2019 gw s 0 eng d
020
$a
9783030032388$q(electronic bk.)
020
$a
9783030032371$q(paper)
024
7
$a
10.1007/978-3-030-03238-8
$2
doi
035
$a
978-3-030-03238-8
040
$a
GP
$c
GP
041
0
$a
eng
050
4
$a
TK7874.75
$b
.L449 2019
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
072
7
$a
TJFC
$2
thema
082
0 4
$a
621.395
$2
23
090
$a
TK7874.75
$b
.L482 2019
100
1
$a
Lee, Weng Fook.
$3
225625
245
1 0
$a
Learning from VLSI design experience
$h
[electronic resource] /
$c
by Weng Fook Lee.
260
$a
Cham :
$b
Springer International Publishing :
$b
Imprint: Springer,
$c
2019.
300
$a
xxix, 214 p. :
$b
ill., digital ;
$c
24 cm.
505
0
$a
Chapter 1. Introduction -- Chapter 2. Design Methodology and Flow -- Chapter 3. Multiple Clock Design -- Chapter 4. Latch Inference -- Chapter 5. Design for Test -- Chapter 6. Signed Verilog -- Chapter 7. State Machine -- Chapter 8. RTL Coding Guideline -- Chapter 9. Code Coverage.
520
$a
This book shares with readers practical design knowledge gained from the author's 24 years of IC design experience. The author addresses issues and challenges faced commonly by IC designers, along with solutions and workarounds. Guidelines are described for tackling issues such as clock domain crossing, using lockup latch to cross clock domains during scan shift, implementation of scan chains across power domain, optimization methods to improve timing, how standard cell libraries can aid in synthesis optimization, BKM (best known method) for RTL coding, test compression, memory BIST, usage of signed Verilog for design requiring +ve and -ve calculations, state machine, code coverage and much more. Numerous figures and examples are provided to aid the reader in understanding the issues and their workarounds. Addresses practical design issues and their workarounds; Discusses issues such as CDC, crossing clock domain in shift, scan chains across power domain, timing optimization, standard cell library influence on synthesis, DFT, code coverage, state machine; Provides readers with an RTL coding guideline, based on real experience.
650
0
$a
Integrated circuits
$x
Very large scale integration
$x
Design.
$3
257763
650
1 4
$a
Circuits and Systems.
$3
274416
650
2 4
$a
Processor Architectures.
$3
274498
650
2 4
$a
Electronics and Microelectronics, Instrumentation.
$3
274412
710
2
$a
SpringerLink (Online service)
$3
273601
773
0
$t
Springer eBooks
856
4 0
$u
https://doi.org/10.1007/978-3-030-03238-8
950
$a
Engineering (Springer-11647)
筆 0 讀者評論
全部
電子館藏
館藏
1 筆 • 頁數 1 •
1
條碼號
館藏地
館藏流通類別
資料類型
索書號
使用類型
借閱狀態
預約狀態
備註欄
附件
000000168392
電子館藏
1圖書
電子書
EB TK7874.75 L482 2019 2019
一般使用(Normal)
在架
0
1 筆 • 頁數 1 •
1
多媒體
多媒體檔案
https://doi.org/10.1007/978-3-030-03238-8
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼
登入