國立高雄大學圖資館 |

Language: English

Back

Investigation on SiGe selective epit...

SpringerLink (Online service)

Investigation on SiGe selective epitaxy for source and drain engineering in 22 nm CMOS technology node and beyond

Record Type:	Electronic resources : Monograph/item
Title/Author:	Investigation on SiGe selective epitaxy for source and drain engineering in 22 nm CMOS technology node and beyondby Guilei Wang.
Author:	Wang, Guilei.
Published:	Singapore :Springer Singapore :2019.
Description:	xvi, 115 p. :ill., digital ;24 cm.
Contained By:	Springer eBooks
Subject:	Epitaxy.
Online resource:	https://doi.org/10.1007/978-981-15-0046-6
ISBN:	9789811500466$q(electronic bk.)

Investigation on SiGe selective epitaxy for source and drain engineering in 22 nm CMOS technology node and beyond
Wang, Guilei.

Investigation on SiGe selective epitaxy for source and drain engineering in 22 nm CMOS technology node and beyond[electronic resource] /by Guilei Wang. - Singapore :Springer Singapore :2019. - xvi, 115 p. :ill., digital ;24 cm. - Springer theses,2190-5053. - Springer theses..

Introduction -- Strain technology of Si-based materials -- SiGe Epitaxial Growth and material characterization -- SiGe Source and Drain Integration and transistor performance investigation -- Pattern Dependency behavior of SiGe Selective Epitaxy -- Summary and final words.

This thesis presents the SiGe source and drain (S/D) technology in the context of advanced CMOS, and addresses both device processing and epitaxy modelling. As the CMOS technology roadmap calls for continuously downscaling traditional transistor structures, controlling the parasitic effects of transistors, e.g. short channel effect, parasitic resistances and capacitances is becoming increasingly difficult. The emergence of these problems sparked a technological revolution, where a transition from planar to three-dimensional (3D) transistor design occurred in the 22nm technology node. The selective epitaxial growth (SEG) method has been used to deposit SiGe as stressor material in S/D regions to induce uniaxial strain in the channel region. The thesis investigates issues of process integration in IC production and concentrates on the key parameters of high-quality SiGe selective epitaxial growth, with a special focus on its pattern dependency behavior and on key integration issues in both 2D and 3D transistor structures, the goal being to improve future applications of SiGe SEG in advanced CMOS.

ISBN: 9789811500466$q(electronic bk.)

Standard No.: 10.1007/978-981-15-0046-6doiSubjects--Topical Terms:

251599
Epitaxy.

LC Class. No.: QD921 / .W364 2020

Dewey Class. No.: 548.5

Investigation on SiGe selective epitaxy for source and drain engineering in 22 nm CMOS technology node and beyond
LDR:02454nmm a2200337 a 4500 001 566524
003 DE-He213
005 20191224112931.0
006 m d
007 cr nn 008maaau
008 200429s2019 si s 0 eng d
020 $a 9789811500466$q(electronic bk.)
020 $a 9789811500459$q(paper)
024 7 $a 10.1007/978-981-15-0046-6 $2 doi
035 $a 978-981-15-0046-6
040 $a GP $c GP
041 0 $a eng
050 4 $a QD921 $b .W364 2020
072 7 $a TJFD5 $2 bicssc
072 7 $a TEC008090 $2 bisacsh
072 7 $a TJFD $2 thema
082 0 4 $a 548.5 $2 23
090 $a QD921 $b .W246 2020
100 1 $a Wang, Guilei. $3 852247
245 1 0 $a Investigation on SiGe selective epitaxy for source and drain engineering in 22 nm CMOS technology node and beyond $h [electronic resource] / $c by Guilei Wang.
260 $a Singapore : $b Springer Singapore : $b Imprint: Springer, $c 2019.
300 $a xvi, 115 p. : $b ill., digital ; $c 24 cm.
490 1 $a Springer theses, $x 2190-5053
505 0 $a Introduction -- Strain technology of Si-based materials -- SiGe Epitaxial Growth and material characterization -- SiGe Source and Drain Integration and transistor performance investigation -- Pattern Dependency behavior of SiGe Selective Epitaxy -- Summary and final words.
520 $a This thesis presents the SiGe source and drain (S/D) technology in the context of advanced CMOS, and addresses both device processing and epitaxy modelling. As the CMOS technology roadmap calls for continuously downscaling traditional transistor structures, controlling the parasitic effects of transistors, e.g. short channel effect, parasitic resistances and capacitances is becoming increasingly difficult. The emergence of these problems sparked a technological revolution, where a transition from planar to three-dimensional (3D) transistor design occurred in the 22nm technology node. The selective epitaxial growth (SEG) method has been used to deposit SiGe as stressor material in S/D regions to induce uniaxial strain in the channel region. The thesis investigates issues of process integration in IC production and concentrates on the key parameters of high-quality SiGe selective epitaxial growth, with a special focus on its pattern dependency behavior and on key integration issues in both 2D and 3D transistor structures, the goal being to improve future applications of SiGe SEG in advanced CMOS.
650 0 $a Epitaxy. $3 251599
650 0 $a Metal oxide semiconductors, Complementary $x Materials. $3 237987
650 1 4 $a Semiconductors. $3 182134
650 2 4 $a Circuits and Systems. $3 274416
650 2 4 $a Nanotechnology and Microengineering. $3 348421
710 2 $a SpringerLink (Online service) $3 273601
773 0 $t Springer eBooks
830 0 $a Springer theses. $3 557607
856 4 0 $u https://doi.org/10.1007/978-981-15-0046-6
950 $a Physics and Astronomy (Springer-11651)