國立高雄大學圖資館 |

語系: 繁體中文

說明(常見問題)

圖資館首頁

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Automated analysis of virtual protot...

Drechsler, Rolf.

Automated analysis of virtual prototypes at the electronic system leveldesign understanding and applications /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Automated analysis of virtual prototypes at the electronic system levelby Mehran Goli, Rolf Drechsler.
其他題名:	design understanding and applications /
作者:	Goli, Mehran.
其他作者:	Drechsler, Rolf.
出版者:	Cham :Springer International Publishing :2020.
面頁冊數:	xxi, 166 p. :ill., digital ;24 cm.
Contained By:	Springer eBooks
標題:	Prototypes, Engineering.
電子資源:	https://doi.org/10.1007/978-3-030-44282-8
ISBN:	9783030442828$q(electronic bk.)

Automated analysis of virtual prototypes at the electronic system leveldesign understanding and applications /
Goli, Mehran.

Automated analysis of virtual prototypes at the electronic system leveldesign understanding and applications /[electronic resource] :by Mehran Goli, Rolf Drechsler. - Cham :Springer International Publishing :2020. - xxi, 166 p. :ill., digital ;24 cm.

Chapter 1. Introduction -- Chapter 2. Background -- Chapter 3. Design Understanding Methodology -- Chapter 4. Application I: Verification -- Chapter 5. Application II: Security Validation -- Chapter 6. Application III: Design Space Exploration -- Chapter 7. Conclusion.

This book describes a set of SystemC-based virtual prototype analysis methodologies, including design understanding, verification, security validation, and design space exploration. Readers will gain an overview of the latest research results in the field of Electronic Design Automation (EDA) at the Electronic System Level (ESL) The methodologies discussed enable readers to tackle easily key tasks and applications in the design process. Provides an extensive introduction to the field of SystemC-based virtual prototype (VP) analysis at the electronic system level; Describes a design understanding methodology from both debugger-based and compiler-based perspectives; Illustrates a semi-formal verification approach to check the validity of a given VP against its specification, user-defined rules and protocol; Discusses a security validation approach to validate the run-time behavior of a given VP-based SoC against security threat models, such as information leakage (confidentiality) and unauthorized access to data in a memory (integrity); Describes a design space exploration approach for SystemC-based VPs to guide designers to know under which error limits, different portions of a given VP can be approximated at different granularity levels.

ISBN: 9783030442828$q(electronic bk.)

Standard No.: 10.1007/978-3-030-44282-8doiSubjects--Topical Terms:

324960
Prototypes, Engineering.

LC Class. No.: TS171.8 / .G655 2020

Dewey Class. No.: 620.0042

Automated analysis of virtual prototypes at the electronic system leveldesign understanding and applications /
LDR:02558nmm a2200325 a 4500 001 571934
003 DE-He213
005 20200814154102.0
006 m d
007 cr nn 008maaau
008 200922s2020 sz s 0 eng d
020 $a 9783030442828$q(electronic bk.)
020 $a 9783030442811$q(paper)
024 7 $a 10.1007/978-3-030-44282-8 $2 doi
035 $a 978-3-030-44282-8
040 $a GP $c GP
041 0 $a eng
050 4 $a TS171.8 $b .G655 2020
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 620.0042 $2 23
090 $a TS171.8 $b .G626 2020
100 1 $a Goli, Mehran. $3 858763
245 1 0 $a Automated analysis of virtual prototypes at the electronic system level $h [electronic resource] : $b design understanding and applications / $c by Mehran Goli, Rolf Drechsler.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2020.
300 $a xxi, 166 p. : $b ill., digital ; $c 24 cm.
505 0 $a Chapter 1. Introduction -- Chapter 2. Background -- Chapter 3. Design Understanding Methodology -- Chapter 4. Application I: Verification -- Chapter 5. Application II: Security Validation -- Chapter 6. Application III: Design Space Exploration -- Chapter 7. Conclusion.
520 $a This book describes a set of SystemC-based virtual prototype analysis methodologies, including design understanding, verification, security validation, and design space exploration. Readers will gain an overview of the latest research results in the field of Electronic Design Automation (EDA) at the Electronic System Level (ESL) The methodologies discussed enable readers to tackle easily key tasks and applications in the design process. Provides an extensive introduction to the field of SystemC-based virtual prototype (VP) analysis at the electronic system level; Describes a design understanding methodology from both debugger-based and compiler-based perspectives; Illustrates a semi-formal verification approach to check the validity of a given VP against its specification, user-defined rules and protocol; Discusses a security validation approach to validate the run-time behavior of a given VP-based SoC against security threat models, such as information leakage (confidentiality) and unauthorized access to data in a memory (integrity); Describes a design space exploration approach for SystemC-based VPs to guide designers to know under which error limits, different portions of a given VP can be approximated at different granularity levels.
650 0 $a Prototypes, Engineering. $3 324960
650 1 4 $a Circuits and Systems. $3 274416
650 2 4 $a Cyber-physical systems, IoT. $3 836359
650 2 4 $a Processor Architectures. $3 274498
700 1 $a Drechsler, Rolf. $3 253914
710 2 $a SpringerLink (Online service) $3 273601
773 0 $t Springer eBooks
856 4 0 $u https://doi.org/10.1007/978-3-030-44282-8
950 $a Engineering (Springer-11647)