國立高雄大學圖資館 |

Programming FPGAs :getting started with Verilog /

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Programming FPGAs :Simon Monk.
Reminder of title:	getting started with Verilog /
remainder title:	Programming field-programmable gate arrays
Author:	Monk, Simon,
Description:	xiii, 177 pages :illustrations ;23 cm
Notes:	Includes index.
Subject:	Field programmable gate arrays.
ISBN:	9781259643767

Programming FPGAs :getting started with Verilog /
Monk, Simon,

Programming FPGAs :getting started with Verilog /Programming field-programmable gate arraysSimon Monk. - xiii, 177 pages :illustrations ;23 cm

Includes index.

Machine generated contents note: 1.Logic -- Logic Gates -- The not Gate -- The and Gate -- The or Gate -- NAND and NOR Gates -- XOR Gates -- Binary -- Adding with Logic -- Flip-Flops -- Set-Reset Flip-Flop -- Shift Registers -- Binary Counters -- Summary -- 2.FPGAs -- How an FPGA Works -- The Elbert 2 -- The Mojo -- The Papilio -- Software Setup -- Installing ISE -- Installing Elbert Software -- Installing Mojo Software -- Installing Papilio Software -- Project Files -- Summary -- 3.Drawing Logic -- A Data Selector Example -- Step 1 Create a New Project -- Step 2 Create a New Schematic Source -- Step 3 Add the Logic Symbols -- Step 4 Connect the Gates -- Step 5 Add the IO Markers -- Step 6 Create a User Constraints File -- Step 7 Generate the bit File -- Step 8 Program Your Board -- Testing the Result -- A 4-Bit Counter Example -- Drawing the Schematic -- Implementation Constraints Files -- Testing the Counter -- Summary -- 4.Introducing Verilog -- Modules -- Wires, Registers, and Buses -- Parallel Execution -- Number Format -- Data Selector in Verilog -- A Counter in Verilog -- Synchronous Logic -- Summary -- 5.Modular Verilog -- A Seven-Segment Decoder -- Button Debouncing -- Multiplexed Seven-Segment Display and Counter -- Project Structure -- Display_7_seg -- Counter_7_seg -- User Constraints File -- Importing Source Code for Modules -- Setting the Top-Level Module -- The Three-Digit Version -- Testing -- Summary -- 6.Timer Example -- State Machines -- State Machine Design -- Hardware -- You Will Need -- Construction -- Modules -- User Constraints File -- The Timer Module -- Inputs and Outputs -- Push Buttons -- Alarm Module Instance -- Modeling Time and the Display -- State Machine Implementation -- Tasks -- Testing -- Summary -- 7.PWM and Servomotors -- Pulse-Width Modulation -- A PWM Module -- PWM Module Inputs and Outputs -- A Tester of the PWM Module -- Trying It Out -- Servomotors -- Hardware -- You Will Need -- Construction -- A Servo Module -- Summary -- 8.Audio -- Simple Tone Generation -- Audio Output from the Mojo -- A General-Purpose Tone/Frequency Generator -- The Tone Module -- The tone tester Module -- Testing -- Playing an Audio File -- Audio Files -- RAM -- The wav_player Module -- Testing -- Preparing Your Own Sounds -- Summary -- 9.Video -- VGA -- VGA Timings -- Drawing Rectangles -- A VGA Module -- VGA and the Elbert 2 -- Making Things Move -- A Memory-Mapped Display -- Preparing an Image -- Summary -- 10.What Next -- Simulation -- Under the Hood -- Cores and Soft Processors -- More on the Papilio -- More on the Mojo -- Summary -- A.Resources -- Buying FPGA Boards -- Components -- Other FPGA Boards -- Web Resources -- B.Elbert 2 Reference -- ISE New Project Settings -- Prototype Net Mapping -- LEDs -- Three-Digit Display -- DIP Slide Switches -- Push Switches -- VGA -- Audio and Micro-SD -- GPIO Pins -- Header P1 -- Header P6 -- Header P2 -- Header P4 -- Clock -- C.Mojo Reference -- ISE New Project Settings -- NET Mapping (IO Shield) -- LEDs -- Four-Digit Display -- Slide Switches -- Push Buttons -- Clock Pin -- Complete UCF for IO Shield -- D.Papilio One Reference -- ISE New Project Settings -- LogicStart MegaWing NET Mapping -- LEDs -- Four-Digit Display -- DIP Slide Switches -- Joystick Switches -- VGA -- Audio -- Analog-to-Digital Converter -- Clock Pin -- GPIO Pins.

"This fun guide shows how to get started with FPGA technology using the popular Mojo, Papilio One, and Elbert 2 boards. Written by electronics guru Simon Monk, Programming FPGAs: Getting Started with Verilog features clear explanations, easy-to-follow examples, and downloadable sample programs. You'll get start-to-finish assembly and programming instructions for numerous projects, including an LED decoder, a timer, a tone generator - even a memory-mapped video display! The book serves both as a hobbyists' guide and as an introduction for professional developers." --Publisher's description.

ISBN: 9781259643767

McGraw-Hill, Customer Service Po Box 545, Blacklick, OH, USA, 43004SAN 200-254X

Nat. Bib. Agency Control No.: 018480955UkSubjects--Topical Terms:

246658
Field programmable gate arrays.

LC Class. No.: TK7885.7 / .M66 2017

Dewey Class. No.: 621.39/5

Programming FPGAs :getting started with Verilog /
LDR:05386cam 2200421Ii 4500 001 637386
003 OCoLC
005 20230920211519.0
008 230921t20172017nyua e 001 0 eng d
016 7 $a 018480955 $2 Uk
019 $a 949750393 $a 1030146541 $a 1135465314
020 $a 9781259643767
020 $a 125964376X
029 1 $a AU@ $b 000058902505
029 1 $a CHVBK $b 374781109
029 1 $a CHBIS $b 010718869
029 1 $a UKMGB $b 018480955
035 $a (OCoLC)950952092 $z (OCoLC)949750393 $z (OCoLC)1030146541 $z (OCoLC)1135465314
035 $a ocn950952092
037 $b McGraw-Hill, Customer Service Po Box 545, Blacklick, OH, USA, 43004 $n SAN 200-254X
040 $a BTCTA $b eng $e rda $c BTCTA $d BDX $d YDXCP $d DMM $d YDX $d EYM $d OCLCF $d SFR $d UKMGB $d W2U $d OCLCO
049 $a NUKM
050 4 $a TK7885.7 $b .M66 2017
082 0 4 $a 621.39/5 $2 23
100 1 $a Monk, Simon, $e author. $3 883598
245 1 0 $a Programming FPGAs : $b getting started with Verilog / $c Simon Monk.
246 3 $a Programming field-programmable gate arrays
264 1 $a New York, NY : $b McGraw Hill Education, $c [2017]
264 4 $c ©2017
300 $a xiii, 177 pages : $b illustrations ; $c 23 cm
336 $a text $b txt $2 rdacontent
337 $a unmediated $b n $2 rdamedia
338 $a volume $b nc $2 rdacarrier
500 $a Includes index.
505 0 $a Machine generated contents note: 1.Logic -- Logic Gates -- The not Gate -- The and Gate -- The or Gate -- NAND and NOR Gates -- XOR Gates -- Binary -- Adding with Logic -- Flip-Flops -- Set-Reset Flip-Flop -- Shift Registers -- Binary Counters -- Summary -- 2.FPGAs -- How an FPGA Works -- The Elbert 2 -- The Mojo -- The Papilio -- Software Setup -- Installing ISE -- Installing Elbert Software -- Installing Mojo Software -- Installing Papilio Software -- Project Files -- Summary -- 3.Drawing Logic -- A Data Selector Example -- Step 1 Create a New Project -- Step 2 Create a New Schematic Source -- Step 3 Add the Logic Symbols -- Step 4 Connect the Gates -- Step 5 Add the IO Markers -- Step 6 Create a User Constraints File -- Step 7 Generate the bit File -- Step 8 Program Your Board -- Testing the Result -- A 4-Bit Counter Example -- Drawing the Schematic -- Implementation Constraints Files -- Testing the Counter -- Summary -- 4.Introducing Verilog -- Modules -- Wires, Registers, and Buses -- Parallel Execution -- Number Format -- Data Selector in Verilog -- A Counter in Verilog -- Synchronous Logic -- Summary -- 5.Modular Verilog -- A Seven-Segment Decoder -- Button Debouncing -- Multiplexed Seven-Segment Display and Counter -- Project Structure -- Display_7_seg -- Counter_7_seg -- User Constraints File -- Importing Source Code for Modules -- Setting the Top-Level Module -- The Three-Digit Version -- Testing -- Summary -- 6.Timer Example -- State Machines -- State Machine Design -- Hardware -- You Will Need -- Construction -- Modules -- User Constraints File -- The Timer Module -- Inputs and Outputs -- Push Buttons -- Alarm Module Instance -- Modeling Time and the Display -- State Machine Implementation -- Tasks -- Testing -- Summary -- 7.PWM and Servomotors -- Pulse-Width Modulation -- A PWM Module -- PWM Module Inputs and Outputs -- A Tester of the PWM Module -- Trying It Out -- Servomotors -- Hardware -- You Will Need -- Construction -- A Servo Module -- Summary -- 8.Audio -- Simple Tone Generation -- Audio Output from the Mojo -- A General-Purpose Tone/Frequency Generator -- The Tone Module -- The tone tester Module -- Testing -- Playing an Audio File -- Audio Files -- RAM -- The wav_player Module -- Testing -- Preparing Your Own Sounds -- Summary -- 9.Video -- VGA -- VGA Timings -- Drawing Rectangles -- A VGA Module -- VGA and the Elbert 2 -- Making Things Move -- A Memory-Mapped Display -- Preparing an Image -- Summary -- 10.What Next -- Simulation -- Under the Hood -- Cores and Soft Processors -- More on the Papilio -- More on the Mojo -- Summary -- A.Resources -- Buying FPGA Boards -- Components -- Other FPGA Boards -- Web Resources -- B.Elbert 2 Reference -- ISE New Project Settings -- Prototype Net Mapping -- LEDs -- Three-Digit Display -- DIP Slide Switches -- Push Switches -- VGA -- Audio and Micro-SD -- GPIO Pins -- Header P1 -- Header P6 -- Header P2 -- Header P4 -- Clock -- C.Mojo Reference -- ISE New Project Settings -- NET Mapping (IO Shield) -- LEDs -- Four-Digit Display -- Slide Switches -- Push Buttons -- Clock Pin -- Complete UCF for IO Shield -- D.Papilio One Reference -- ISE New Project Settings -- LogicStart MegaWing NET Mapping -- LEDs -- Four-Digit Display -- DIP Slide Switches -- Joystick Switches -- VGA -- Audio -- Analog-to-Digital Converter -- Clock Pin -- GPIO Pins.
520 $a "This fun guide shows how to get started with FPGA technology using the popular Mojo, Papilio One, and Elbert 2 boards. Written by electronics guru Simon Monk, Programming FPGAs: Getting Started with Verilog features clear explanations, easy-to-follow examples, and downloadable sample programs. You'll get start-to-finish assembly and programming instructions for numerous projects, including an LED decoder, a timer, a tone generator - even a memory-mapped video display! The book serves both as a hobbyists' guide and as an introduction for professional developers." --Publisher's description.
650 0 $a Field programmable gate arrays. $3 246658
650 0 $a Verilog (Computer hardware description language) $3 182774
650 6 $a Réseaux logiques programmables par l'utilisateur. $3 945177
650 6 $a Verilog (Langage de description de matériel informatique) $3 945179
938 $a Baker and Taylor $b BTCP $n BK0018871177
938 $a Brodart $b BROD $n 117154733
938 $a YBP Library Services $b YANK $n 12982203
994 $a C0 $b TWNUK