國立高雄大學圖資館 |

Language: English

Back

Self-restructuring in fault tolerant architectureprocessor arrays with spares /

Record Type:	Electronic resources : Monograph/item
Title/Author:	Self-restructuring in fault tolerant architectureby Itsuo Takanami.
Reminder of title:	processor arrays with spares /
Author:	Takanami, Itsuo.
Published:	Singapore :Springer Nature Singapore :2025.
Description:	viii, 114 p. :ill., digital ;24 cm.
Contained By:	Springer Nature eBook
Subject:	Fault-tolerant computing.
Online resource:	https://doi.org/10.1007/978-981-96-1539-1
ISBN:	9789819615391$q(electronic bk.)

Self-restructuring in fault tolerant architectureprocessor arrays with spares /
Takanami, Itsuo.

Self-restructuring in fault tolerant architectureprocessor arrays with spares /[electronic resource] :by Itsuo Takanami. - Singapore :Springer Nature Singapore :2025. - viii, 114 p. :ill., digital ;24 cm. - SpringerBriefs in computer science,2191-5776. - SpringerBriefs in computer science..

Introduction -- Self-restructuring of two-dimensional arrays -- Self-restructuring of three-dimensional arrays -- Self-restructuring of tree arrays.

Recently, high-speed and high-quality technologies for processing many kinds of information have become essential and will become more and more necessary in the future. For such needs, parallel computer systems composed of many processing elements (PEs) are used and it is important to make high reliable systems which is called "fault-tolerant computer systems". As VLSI technology has developed, the realization of parallel computer systems using multi-chip module (MCM) or wafer scale integration (WSI) has been considered so as to enhance the speed of the computers, decrease energy consumption and sizes, and so on. In such a realization, entire or significant parts of PEs and connections among them are connected or implemented on a board or wafer. Therefore, the reliability and/or yield of the system may become drastically low if there is no strategy for coping with faults or defects. In realizing such systems as well as parallel computer systems, in order to restore the correct computation capabilities of the systems with faults, it must be reconfigured appropriately using spare PEs so that the faulty PEs are eliminated from the computation paths by replacing faulty PEs with healthy spare PEs and the remaining healthy PEs maintain correct logical connectivity among them. Various strategies to reconfigure a faulty physical system into a fault-free target logical system are described in the literature. Some of these techniques employ very powerful reconfiguring systems that can repair a faulty processor array with almost certainty, even in the presence of clusters of multiple faults. However, the key limitation of these techniques is that they are executed in software programs to run on an external host computer and they cannot be designed and implemented efficiently within a system. If a faulty system can be self-reconfigured by a built-in circuit or network, the system down time is significantly reduced. Furthermore, the system will become more reliable when it is used in such environments that the fault information cannot be monitored externally and manual maintenance operations are difficult. This book concerns fault-tolerant systems consisting of many PEs, mainly mesh-connected processor arrays. A mesh-connected processor array is a kind of form of massively parallel computing systems which consist of hundreds of PEs and have regular and modular structures, small wiring length between PEs, and high scalabilities. Here, self-reconfiguration of processor systems with spares using built-in digital circuits are focused on and spare arrangements together with networks connecting among PEs and reconfiguration algorithms with digital circuits are described, considering the number of spares, reconfiguration algorithms and their hardware realizations (built-in circuits), etc. where spares are arranged on the sides or diagonal of arrays. The effectiveness of the systems is evaluated in terms of the survival rates (successfully reconfigured rates) for the number of faults, and the array reliabilities (successfully reconfigured probabilities under the condition that each PE is equally reliable).

ISBN: 9789819615391$q(electronic bk.)

Standard No.: 10.1007/978-981-96-1539-1doiSubjects--Topical Terms:

324957
Fault-tolerant computing.

LC Class. No.: QA76.9.F38

Dewey Class. No.: 004.2

Self-restructuring in fault tolerant architectureprocessor arrays with spares /
LDR:04351nmm a2200337 a 4500 001 677394
003 DE-He213
005 20250416130224.0
006 m d
007 cr nn 008maaau
008 251021s2025 si s 0 eng d
020 $a 9789819615391$q(electronic bk.)
020 $a 9789819615384$q(paper)
024 7 $a 10.1007/978-981-96-1539-1 $2 doi
035 $a 978-981-96-1539-1
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.9.F38
072 7 $a UK $2 bicssc
072 7 $a COM067000 $2 bisacsh
072 7 $a UK $2 thema
082 0 4 $a 004.2 $2 23
090 $a QA76.9.F38 $b T136 2025
100 1 $a Takanami, Itsuo. $3 990962
245 1 0 $a Self-restructuring in fault tolerant architecture $h [electronic resource] : $b processor arrays with spares / $c by Itsuo Takanami.
260 $a Singapore : $b Springer Nature Singapore : $b Imprint: Springer, $c 2025.
300 $a viii, 114 p. : $b ill., digital ; $c 24 cm.
490 1 $a SpringerBriefs in computer science, $x 2191-5776
505 0 $a Introduction -- Self-restructuring of two-dimensional arrays -- Self-restructuring of three-dimensional arrays -- Self-restructuring of tree arrays.
520 $a Recently, high-speed and high-quality technologies for processing many kinds of information have become essential and will become more and more necessary in the future. For such needs, parallel computer systems composed of many processing elements (PEs) are used and it is important to make high reliable systems which is called "fault-tolerant computer systems". As VLSI technology has developed, the realization of parallel computer systems using multi-chip module (MCM) or wafer scale integration (WSI) has been considered so as to enhance the speed of the computers, decrease energy consumption and sizes, and so on. In such a realization, entire or significant parts of PEs and connections among them are connected or implemented on a board or wafer. Therefore, the reliability and/or yield of the system may become drastically low if there is no strategy for coping with faults or defects. In realizing such systems as well as parallel computer systems, in order to restore the correct computation capabilities of the systems with faults, it must be reconfigured appropriately using spare PEs so that the faulty PEs are eliminated from the computation paths by replacing faulty PEs with healthy spare PEs and the remaining healthy PEs maintain correct logical connectivity among them. Various strategies to reconfigure a faulty physical system into a fault-free target logical system are described in the literature. Some of these techniques employ very powerful reconfiguring systems that can repair a faulty processor array with almost certainty, even in the presence of clusters of multiple faults. However, the key limitation of these techniques is that they are executed in software programs to run on an external host computer and they cannot be designed and implemented efficiently within a system. If a faulty system can be self-reconfigured by a built-in circuit or network, the system down time is significantly reduced. Furthermore, the system will become more reliable when it is used in such environments that the fault information cannot be monitored externally and manual maintenance operations are difficult. This book concerns fault-tolerant systems consisting of many PEs, mainly mesh-connected processor arrays. A mesh-connected processor array is a kind of form of massively parallel computing systems which consist of hundreds of PEs and have regular and modular structures, small wiring length between PEs, and high scalabilities. Here, self-reconfiguration of processor systems with spares using built-in digital circuits are focused on and spare arrangements together with networks connecting among PEs and reconfiguration algorithms with digital circuits are described, considering the number of spares, reconfiguration algorithms and their hardware realizations (built-in circuits), etc. where spares are arranged on the sides or diagonal of arrays. The effectiveness of the systems is evaluated in terms of the survival rates (successfully reconfigured rates) for the number of faults, and the array reliabilities (successfully reconfigured probabilities under the condition that each PE is equally reliable).
650 0 $a Fault-tolerant computing. $3 324957
650 0 $a Array processors. $3 257684
650 1 4 $a Hardware Performance and Reliability. $3 913149
710 2 $a SpringerLink (Online service) $3 273601
773 0 $t Springer Nature eBook
830 0 $a SpringerBriefs in computer science. $3 559641
856 4 0 $u https://doi.org/10.1007/978-981-96-1539-1
950 $a Computer Science (SpringerNature-11645)