國立高雄大學圖資館 |

語系: 繁體中文

說明(常見問題)

圖資館首頁

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

以投影座標實現高效能架構之橢圓曲線晶片 = The Hardware I...

國立高雄大學電機工程學系碩士班

以投影座標實現高效能架構之橢圓曲線晶片 = The Hardware Implementation of High-Efficiency Architecture for ECC in Projective Coordinate

紀錄類型:	書目-語言資料,印刷品 : 單行本
並列題名:	The Hardware Implementation of High-Efficiency Architecture for ECC in Projective Coordinate
作者:	張正賢,
其他團體作者:	國立高雄大學
出版地:	[高雄市]
出版者:	撰者;
出版年:	2009[民98]
面頁冊數:	81面圖、表 : 30公分;
標題:	Galois field
標題:	Elliptic curve cryptographic
電子資源:	http://handle.ncl.edu.tw/11296/ndltd/61995538423390994890
附註:	參考書目：面
附註:	指導教授：洪進華
摘要註:	在公開金鑰中，橢圓曲線在足夠的安全強度下，以較短的金鑰長度可達到以往安全強度的需求。在本論文中提出了高效能橢圓曲線晶片利用多項式基底來做實現並滿足Galois fields GF (2163)。架構的實現上採用了Lopez-Dahab 投影座標系，為橢圓曲線之Scalar Multiplication 加解密晶片的運算核心。我們使用了non-adjacent form (NAF) 編碼方式為了更有效率實現橢圓曲線的點乘法運算，以及利用混合投影座標系統以避免了冗長的倒數運算。其中binary add、fast square、digit-serial multiplication 、Itoh-Tsujii 倒數演算法與NAF來完成整個橢圓曲線之運算核心。所有的模組依據其複雜度皆採用階層式架構，在硬體實現上，我們利用CIC所提供之TSMC 0.18 um 製程，晶片面積為69.7 K (gate count)，且最高速度可達到151MHz橢圓曲線之 scalar multiplication平均運算時間為0.65ms。 Elliptic curve cryptographic (ECC) provides a similar level of security to conventional public-key algorithms, but with much shorter keys. In this paper, we propose a high efficiency elliptic curve cryptographic processor over Galois fields GF (2163). The proposed architecture is based on a Lopez-Dahab projective coordinates elliptic curve point multiplication algorithm, and polynomial basis representation for GF (2m) field arithmetic is adopted. We use on-the-fly redundant binary converter to boost the throughput of the EC scalar multiplication. The EC scalar multiplication is a main operation module that includes binary add, digit-serial multiplier, Itoh-Tsujii inverse, fast square and non-adjacent form (NAF) in ECC architecture.All modules are organized in a hierarchical structure according to their complexity. In the hardware implementations using a 0.18 TSMC cell library, a 69.7 K gate count is possessed, and the maximum speed is 151 MHz. The EC multiplication time is 0.65 ms.

以投影座標實現高效能架構之橢圓曲線晶片 = The Hardware Implementation of High-Efficiency Architecture for ECC in Projective Coordinate
張, 正賢

以投影座標實現高效能架構之橢圓曲線晶片 = The Hardware Implementation of High-Efficiency Architecture for ECC in Projective Coordinate / 張正賢撰 - [高雄市] : 撰者, 2009[民98]. - 81面 ; 圖、表 ; 30公分.
參考書目：面指導教授：洪進華.
Galois fieldElliptic curve cryptographic

以投影座標實現高效能架構之橢圓曲線晶片 = The Hardware Implementation of High-Efficiency Architecture for ECC in Projective Coordinate
LDR:03129nam0a2200277 450 001 220275
005 20170214090912.0
009 220275
010 0 $b 平裝
010 0 $b 精裝
100 $a 20170214y2009 k y0chiy09 ea
101 1 $a chi $d chi $d eng
102 $a tw
105 $a ak am 000yy
200 1 $a 以投影座標實現高效能架構之橢圓曲線晶片 $d The Hardware Implementation of High-Efficiency Architecture for ECC in Projective Coordinate $z eng $f 張正賢撰
210 $a [高雄市] $c 撰者 $d 2009[民98]
215 0 $a 81面 $c 圖、表 $d 30公分
300 $a 參考書目：面
300 $a 指導教授：洪進華
328 $a 碩士論文--國立高雄大學電機工程學系碩士班
330 $a 在公開金鑰中，橢圓曲線在足夠的安全強度下，以較短的金鑰長度可達到以往安全強度的需求。在本論文中提出了高效能橢圓曲線晶片利用多項式基底來做實現並滿足Galois fields GF (2163)。架構的實現上採用了Lopez-Dahab 投影座標系，為橢圓曲線之Scalar Multiplication 加解密晶片的運算核心。我們使用了non-adjacent form (NAF) 編碼方式為了更有效率實現橢圓曲線的點乘法運算，以及利用混合投影座標系統以避免了冗長的倒數運算。其中binary add、fast square、digit-serial multiplication 、Itoh-Tsujii 倒數演算法與NAF來完成整個橢圓曲線之運算核心。所有的模組依據其複雜度皆採用階層式架構，在硬體實現上，我們利用CIC所提供之TSMC 0.18 um 製程，晶片面積為69.7 K (gate count)，且最高速度可達到151MHz橢圓曲線之 scalar multiplication平均運算時間為0.65ms。 Elliptic curve cryptographic (ECC) provides a similar level of security to conventional public-key algorithms, but with much shorter keys. In this paper, we propose a high efficiency elliptic curve cryptographic processor over Galois fields GF (2163). The proposed architecture is based on a Lopez-Dahab projective coordinates elliptic curve point multiplication algorithm, and polynomial basis representation for GF (2m) field arithmetic is adopted. We use on-the-fly redundant binary converter to boost the throughput of the EC scalar multiplication. The EC scalar multiplication is a main operation module that includes binary add, digit-serial multiplier, Itoh-Tsujii inverse, fast square and non-adjacent form (NAF) in ECC architecture.All modules are organized in a hierarchical structure according to their complexity. In the hardware implementations using a 0.18 TSMC cell library, a 69.7 K gate count is possessed, and the maximum speed is 151 MHz. The EC multiplication time is 0.65 ms.
510 1 $a The Hardware Implementation of High-Efficiency Architecture for ECC in Projective Coordinate $z eng
610 0 $a Galois field $a 公開金鑰 $a 投影座標 $a 橢圓曲線密碼系統
610 1 $a Elliptic curve cryptographic $a Galois field $a projective coordinate. $a public-key
681 $a 008M/0019 $b 542201 1117 $v 2007年版
700 1 $a 張 $b 正賢 $4 撰 $3 38438
712 0 2 $a 國立高雄大學 $b 電機工程學系碩士班 $3 166118
801 0 $a tw $b 國立高雄大學 $c 20091020 $g CCR
856 7 $2 http $u http://handle.ncl.edu.tw/11296/ndltd/61995538423390994890