化學氣相沉積碳化矽薄膜及其金-絕緣層-半元件研製 = Fabricati...
國立高雄大學電機工程學系碩士班

 

  • 化學氣相沉積碳化矽薄膜及其金-絕緣層-半元件研製 = Fabrication of chemical vapor deposited SiC film and its metal-insulation layer-semiconductor device
  • 紀錄類型: 書目-語言資料,印刷品 : 單行本
    並列題名: Fabrication of chemical vapor deposited SiC film and its metal-insulation layer-semiconductor device
    作者: 郭建宏,
    其他團體作者: 國立高雄大學
    出版地: [高雄市]
    出版者: 撰者;
    出版年: 2013[民102]
    面頁冊數: 49面圖,表格 : 30公分;
    標題: 化學氣相沈積法
    標題: chemical vapor deposition
    電子資源: http://handle.ncl.edu.tw/11296/ndltd/63679248343422530077
    附註: 參考書目:面45-46
    其他題名: 化學氣相沉積碳化矽薄膜及其金絕緣層半元件研製
    摘要註: 本論文探討化學氣相沉積法(chemical vapor deposition)研究碳化矽(silicon carbide)薄膜的製作。化學氣相沉積法是以四氯化矽與甲烷作為矽與碳的來源,在矽基板上沉積此碳化矽薄膜,探討製程參數對表面形貌,厚度等的影響。在適當的情況下,沉積速率平均約為2.8 nm/s,隨著薄膜厚度增加,表面粗糙度下降,可低於10-20 nm。此碳化矽薄膜並配合後續製程製做金-碳化矽-矽的元件結構,分析其元件結構電性。隨著厚度增加,結構電容呈現遞減,而電導則呈現S型變化。經由電流與電導分析,本論文提出一模型以解釋此S型變化的原因。 In the thesis, the SiC films deposited on Si substrate prepared by chemical vapor deposition method were studied. The SiCl4 and CH4 sources were used as the precursors in the deposition process. Film deposition rate and morphology were studied. Under certain conditions, the deposition rate around 2.8 nm/s can be achieved. With film thickness increasing, smoother surface can be observed with surface roughness less than 10 - 20 nm。 With following device process, the Au-SiC-Si device was fabricated. The electrical properties were investigated. With the deposited film thickness increasing, the decreased capacitance and S-shaped conductance behaviors can be observed. A proposed model based on the electrical behavior was used to explain the S-shape conductance behavior.
館藏
  • 2 筆 • 頁數 1 •
 
310002318205 博碩士論文區(二樓) 不外借資料 學位論文 TH 008M/0019 542201 0713 2013 一般使用(Normal) 在架 0
310002318213 博碩士論文區(二樓) 不外借資料 學位論文 TH 008M/0019 542201 0713 2013 c.2 一般使用(Normal) 在架 0
  • 2 筆 • 頁數 1 •
評論
Export
取書館別
 
 
變更密碼
登入