國立高雄大學圖資館 |

語系: 繁體中文

說明(常見問題)

圖資館首頁

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

球柵陣列電子構裝中多層基板之電源層與接地層整合研究 = The Inte...

國立高雄大學電機工程學系--先進電子構裝技術產業研發碩士專班

球柵陣列電子構裝中多層基板之電源層與接地層整合研究 = The Integration of Power and Ground Line Layout Design in Multi-Layer Substrate for Ball Grid Array Package

紀錄類型:	書目-語言資料,印刷品 : 單行本
並列題名:	The Integration of Power and Ground Line Layout Design in Multi-Layer Substrate for Ball Grid Array Package
作者:	洪秀媛,
其他團體作者:	國立高雄大學
出版地:	[高雄市]
出版者:	撰者;
出版年:	2015[民104]
面頁冊數:	79面圖，表 : 30公分;
標題:	基板設計
標題:	Substrate Design
電子資源:	http://handle.ncl.edu.tw/11296/ndltd/50619317464725307567
附註:	104年10月31日公開
附註:	參考書目：面67-68
摘要註:	BGA基板佈局設計因具有多樣性,目前並沒有一套Layout 的準則。基板佈局的面積,因為不同的Layout手法會產生不同的基板的面積差異,本論文將藉由四層基板轉換到三層基板的佈局分析,探討最佳化的基板佈局條件。本文係針對BGA四層基板佈局設計,在不影響其原有電性阻抗、I/O排列方式及重要電源(PWR)/接地(GND)訊號串接的情形下,進行三層基板的重新佈局設計,得到佈局設計重新規劃的條件。分析結果得到,當接地訊號的舖銅面積若小於30%時,因為受限於最小線寬,則接地訊號無法在基板上做串連。當電源層的舖銅面積縮小時,電流密度及熱效應也會隨之而上升,故面積縮小比例有其一定的限制。 BGA substrate design routing was diversity, currently does not have a layout guidelines. The substrate routing area will differences due to different routing techniques, this paper will explore the optimization of substrate layout, through the substrate layer converted from 4 layers to 3 layers layout analysis. In this paper, will directed to BGA 4 layers substrate, and re-layout to 3 layers substrate, without affecting it's original electrical impedance, I / O arrangement and significant power (PWR) / ground (GND) signals connection. After analysis, when ground signal's area less than 30%, restricted to the minimum line width, the ground signal can't be connect in the substrate, the current density and thermal effects will increase in the meantime, so the area of the reduction ratio has its limitations.

球柵陣列電子構裝中多層基板之電源層與接地層整合研究 = The Integration of Power and Ground Line Layout Design in Multi-Layer Substrate for Ball Grid Array Package
洪, 秀媛

球柵陣列電子構裝中多層基板之電源層與接地層整合研究 = The Integration of Power and Ground Line Layout Design in Multi-Layer Substrate for Ball Grid Array Package / 洪秀媛撰 - [高雄市] : 撰者, 2015[民104]. - 79面 ; 圖，表 ; 30公分.
104年10月31日公開參考書目：面67-68.
基板設計Substrate Design

球柵陣列電子構裝中多層基板之電源層與接地層整合研究 = The Integration of Power and Ground Line Layout Design in Multi-Layer Substrate for Ball Grid Array Package
LDR:02889nam0a2200289 450 001 458428
005 20170214095519.0
009 458428
010 0 $b 精裝
010 0 $b 平裝
100 $a 20170214d2015 k y0chiy50 e
101 0 $a chi
102 $a tw
105 $a ak am 000yy
200 1 $a 球柵陣列電子構裝中多層基板之電源層與接地層整合研究 $d The Integration of Power and Ground Line Layout Design in Multi-Layer Substrate for Ball Grid Array Package $z eng $f 洪秀媛撰
210 $a [高雄市] $c 撰者 $d 2015[民104]
215 0 $a 79面 $c 圖，表 $d 30公分
300 $a 104年10月31日公開
300 $a 參考書目：面67-68
314 $a 指導教授：施明昌教授
328 $a 碩士論文--國立高雄大學電機工程學系--先進電子構裝技術產業研發碩士專班
330 $a BGA基板佈局設計因具有多樣性,目前並沒有一套Layout 的準則。基板佈局的面積,因為不同的Layout手法會產生不同的基板的面積差異,本論文將藉由四層基板轉換到三層基板的佈局分析,探討最佳化的基板佈局條件。本文係針對BGA四層基板佈局設計,在不影響其原有電性阻抗、I/O排列方式及重要電源(PWR)/接地(GND)訊號串接的情形下,進行三層基板的重新佈局設計,得到佈局設計重新規劃的條件。分析結果得到,當接地訊號的舖銅面積若小於30%時,因為受限於最小線寬,則接地訊號無法在基板上做串連。當電源層的舖銅面積縮小時,電流密度及熱效應也會隨之而上升,故面積縮小比例有其一定的限制。 BGA substrate design routing was diversity, currently does not have a layout guidelines. The substrate routing area will differences due to different routing techniques, this paper will explore the optimization of substrate layout, through the substrate layer converted from 4 layers to 3 layers layout analysis. In this paper, will directed to BGA 4 layers substrate, and re-layout to 3 layers substrate, without affecting it's original electrical impedance, I / O arrangement and significant power (PWR) / ground (GND) signals connection. After analysis, when ground signal's area less than 30%, restricted to the minimum line width, the ground signal can't be connect in the substrate, the current density and thermal effects will increase in the meantime, so the area of the reduction ratio has its limitations.
510 1 $a The Integration of Power and Ground Line Layout Design in Multi-Layer Substrate for Ball Grid Array Package $z eng
610 0 $a 基板設計 $a 多層基板 $a 電源佈局 $a 電流密度 $a 熱效應
610 1 $a Substrate Design $a Multi-Substrate $a Power Routing $a Current density $a Thermal Effect
681 $a 008M/0019 $b 542201 3424 $v 2007年版
700 1 $a 洪 $b 秀媛 $4 撰 $3 709670
712 0 2 $a 國立高雄大學 $b 電機工程學系--先進電子構裝技術產業研發碩士專班 $3 170852
801 0 $a tw $b NUK $c 20151021 $g CCR
856 7 $z 電子資源 $2 http $u http://handle.ncl.edu.tw/11296/ndltd/50619317464725307567