Language:
English
繁體中文
Help
圖資館首頁
Login
Back
Switch To:
Labeled
|
MARC Mode
|
ISBD
Computing platforms for software-def...
~
Hussain, Waqar.
Computing platforms for software-defined radio
Record Type:
Electronic resources : Monograph/item
Title/Author:
Computing platforms for software-defined radioedited by Waqar Hussain ... [et al.].
other author:
Hussain, Waqar.
Published:
Cham :Springer International Publishing :2017.
Description:
xii, 240 p. :ill., digital ;24 cm.
Contained By:
Springer eBooks
Subject:
Software radio.
Online resource:
http://dx.doi.org/10.1007/978-3-319-49679-5
ISBN:
9783319496795$q(electronic bk.)
Computing platforms for software-defined radio
Computing platforms for software-defined radio
[electronic resource] /edited by Waqar Hussain ... [et al.]. - Cham :Springer International Publishing :2017. - xii, 240 p. :ill., digital ;24 cm.
Chapter1. The Evolution of Software Defined Radio - An Introduction -- Part I: Architectures, Designs and Implementations -- Chapter2. Design Transformation from a Single-Core to a Multi-Core Architecture targeting Massively-Parallel Signal Processing Algorithms -- Chapter3. The CoreVA-MPSoC - A Multiprocessor Platform for Software-Defined Radio -- Chapter4. Design and Implementation of IEEE 802.11a/g Receiver Blocks on a Coarse-Grained Reconfigurable Array -- Chapter5. Reconfigurable Multiprocessor Systems-on-Chip -- Chapter6. NineSilica: A Homogeneous MPSoC approach for SDR platforms -- Part II: Software-based Radio Cognition and Implementation Tools -- Chapter7. Application of the Scalable Communications Core as an SDR Baseband -- Chapter8. HW/SW Co-Design Toolset for Customization of Exposed Datapath Processors -- Chapter9. FPGA-based Cognitive Radio Platform with Reconfigurable Front-End and Antenna -- Chapter10. Synchronization in NC-OFDM-Based CR Platforms -- Chapter11. Towards Adaptive Cryptography and Security with Software Defined Platforms -- Chapter12. The Future of Software-Defined Radio-Recommendations.
This book addresses Software-Defined Radio (SDR) baseband processing from the computer architecture point of view, providing a detailed exploration of different computing platforms by classifying different approaches, highlighting the common features related to SDR requirements and by showing pros and cons of the proposed solutions. Coverage includes architectures exploiting parallelism by extending single-processor environment (such as VLIW, SIMD, TTA approaches), multi-core platforms distributing the computation to either a homogeneous array or a set of specialized heterogeneous processors, and architectures exploiting fine-grained, coarse-grained, or hybrid reconfigurability. Describes a computer engineering approach to SDR baseband processing hardware; Discusses implementation of numerous compute-intensive signal processing algorithms on single and multicore platforms; Enables deep understanding of optimization techniques related to power and energy consumption of multicore platforms using several basic and high-level performance indicators; Includes prototyping details of single and multicore platforms on ASICs and FPGAs.
ISBN: 9783319496795$q(electronic bk.)
Standard No.: 10.1007/978-3-319-49679-5doiSubjects--Topical Terms:
209172
Software radio.
LC Class. No.: TK5103.4875
Dewey Class. No.: 621.384
Computing platforms for software-defined radio
LDR
:03222nmm a2200313 a 4500
001
506303
003
DE-He213
005
20170629092201.0
006
m d
007
cr nn 008maaau
008
171030s2017 gw s 0 eng d
020
$a
9783319496795$q(electronic bk.)
020
$a
9783319496788$q(paper)
024
7
$a
10.1007/978-3-319-49679-5
$2
doi
035
$a
978-3-319-49679-5
040
$a
GP
$c
GP
041
0
$a
eng
050
4
$a
TK5103.4875
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
082
0 4
$a
621.384
$2
23
090
$a
TK5103.4875
$b
.C738 2017
245
0 0
$a
Computing platforms for software-defined radio
$h
[electronic resource] /
$c
edited by Waqar Hussain ... [et al.].
260
$a
Cham :
$b
Springer International Publishing :
$b
Imprint: Springer,
$c
2017.
300
$a
xii, 240 p. :
$b
ill., digital ;
$c
24 cm.
505
0
$a
Chapter1. The Evolution of Software Defined Radio - An Introduction -- Part I: Architectures, Designs and Implementations -- Chapter2. Design Transformation from a Single-Core to a Multi-Core Architecture targeting Massively-Parallel Signal Processing Algorithms -- Chapter3. The CoreVA-MPSoC - A Multiprocessor Platform for Software-Defined Radio -- Chapter4. Design and Implementation of IEEE 802.11a/g Receiver Blocks on a Coarse-Grained Reconfigurable Array -- Chapter5. Reconfigurable Multiprocessor Systems-on-Chip -- Chapter6. NineSilica: A Homogeneous MPSoC approach for SDR platforms -- Part II: Software-based Radio Cognition and Implementation Tools -- Chapter7. Application of the Scalable Communications Core as an SDR Baseband -- Chapter8. HW/SW Co-Design Toolset for Customization of Exposed Datapath Processors -- Chapter9. FPGA-based Cognitive Radio Platform with Reconfigurable Front-End and Antenna -- Chapter10. Synchronization in NC-OFDM-Based CR Platforms -- Chapter11. Towards Adaptive Cryptography and Security with Software Defined Platforms -- Chapter12. The Future of Software-Defined Radio-Recommendations.
520
$a
This book addresses Software-Defined Radio (SDR) baseband processing from the computer architecture point of view, providing a detailed exploration of different computing platforms by classifying different approaches, highlighting the common features related to SDR requirements and by showing pros and cons of the proposed solutions. Coverage includes architectures exploiting parallelism by extending single-processor environment (such as VLIW, SIMD, TTA approaches), multi-core platforms distributing the computation to either a homogeneous array or a set of specialized heterogeneous processors, and architectures exploiting fine-grained, coarse-grained, or hybrid reconfigurability. Describes a computer engineering approach to SDR baseband processing hardware; Discusses implementation of numerous compute-intensive signal processing algorithms on single and multicore platforms; Enables deep understanding of optimization techniques related to power and energy consumption of multicore platforms using several basic and high-level performance indicators; Includes prototyping details of single and multicore platforms on ASICs and FPGAs.
650
0
$a
Software radio.
$3
209172
650
1 4
$a
Engineering.
$3
210888
650
2 4
$a
Circuits and Systems.
$3
274416
650
2 4
$a
Signal, Image and Speech Processing.
$3
273768
650
2 4
$a
Processor Architectures.
$3
274498
700
1
$a
Hussain, Waqar.
$3
772203
710
2
$a
SpringerLink (Online service)
$3
273601
773
0
$t
Springer eBooks
856
4 0
$u
http://dx.doi.org/10.1007/978-3-319-49679-5
950
$a
Engineering (Springer-11647)
based on 0 review(s)
ALL
電子館藏
Items
1 records • Pages 1 •
1
Inventory Number
Location Name
Item Class
Material type
Call number
Usage Class
Loan Status
No. of reservations
Opac note
Attachments
000000137238
電子館藏
1圖書
電子書
EB TK5103.4875 C738 2017
一般使用(Normal)
On shelf
0
1 records • Pages 1 •
1
Multimedia
Multimedia file
http://dx.doi.org/10.1007/978-3-319-49679-5
Reviews
Add a review
and share your thoughts with other readers
Export
pickup library
Processing
...
Change password
Login