國立高雄大學圖資館 |

Language: English

Back

Separation logic for high-level synt...

SpringerLink (Online service)

Separation logic for high-level synthesis

Record Type:	Electronic resources : Monograph/item
Title/Author:	Separation logic for high-level synthesisby Felix Winterstein.
Author:	Winterstein, Felix.
Published:	Cham :Springer International Publishing :2017.
Description:	xix, 132 p. :ill., digital ;24 cm.
Contained By:	Springer eBooks
Subject:	Parallel processing (Electronic computers)
Online resource:	http://dx.doi.org/10.1007/978-3-319-53222-6
ISBN:	9783319532226$q(electronic bk.)

Separation logic for high-level synthesis
Winterstein, Felix.

Separation logic for high-level synthesis[electronic resource] /by Felix Winterstein. - Cham :Springer International Publishing :2017. - xix, 132 p. :ill., digital ;24 cm. - Springer theses,2190-5053. - Springer theses..

1. Introduction -- 2. High-level Synthesis of Dynamic Data Structures -- 3. Background -- 4. Heap Partitioning and Parallelisation -- 5. Custom Multi-Cache Architectures -- 6. Conclusion -- Bibliography -- Appendices.

ISBN: 9783319532226$q(electronic bk.)

Standard No.: 10.1007/978-3-319-53222-6doiSubjects--Topical Terms:

184697
Parallel processing (Electronic computers)

LC Class. No.: QA76.58

Dewey Class. No.: 004.35

Separation logic for high-level synthesis
LDR:01155nmm a2200313 a 4500 001 507445
003 DE-He213
005 20170823155236.0
006 m d
007 cr nn 008maaau
008 171030s2017 gw s 0 eng d
020 $a 9783319532226$q(electronic bk.)
020 $a 9783319532219$q(paper)
024 7 $a 10.1007/978-3-319-53222-6 $2 doi
035 $a 978-3-319-53222-6
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.58
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
082 0 4 $a 004.35 $2 23
090 $a QA76.58 $b .W788 2017
100 1 $a Winterstein, Felix. $3 774090
245 1 0 $a Separation logic for high-level synthesis $h [electronic resource] / $c by Felix Winterstein.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2017.
300 $a xix, 132 p. : $b ill., digital ; $c 24 cm.
490 1 $a Springer theses, $x 2190-5053
505 0 $a 1. Introduction -- 2. High-level Synthesis of Dynamic Data Structures -- 3. Background -- 4. Heap Partitioning and Parallelisation -- 5. Custom Multi-Cache Architectures -- 6. Conclusion -- Bibliography -- Appendices.
650 0 $a Parallel processing (Electronic computers) $3 184697
650 0 $a Embedded computer systems $x Design. $3 338657
650 1 4 $a Engineering. $3 210888
650 2 4 $a Circuits and Systems. $3 274416
650 2 4 $a Memory Structures. $3 274440
650 2 4 $a Logic Design. $3 276275
650 2 4 $a Programming Languages, Compilers, Interpreters. $3 274102
710 2 $a SpringerLink (Online service) $3 273601
773 0 $t Springer eBooks
830 0 $a Springer theses. $3 557607
856 4 0 $u http://dx.doi.org/10.1007/978-3-319-53222-6
950 $a Engineering (Springer-11647)