國立高雄大學圖資館 |

Language: English

Back

VLSI design and test21st Internation...

(1998 :)

VLSI design and test21st International Symposium, VDAT 2017, Roorkee, India, June 29 - July 2, 2017 : revised selected papers /

Record Type:	Electronic resources : Monograph/item
Title/Author:	VLSI design and testedited by Brajesh Kumar Kaushik, Sudeb Dasgupta, Virendra Singh.
Reminder of title:	21st International Symposium, VDAT 2017, Roorkee, India, June 29 - July 2, 2017 : revised selected papers /
remainder title:	VDAT 2017
other author:	Kaushik, Brajesh Kumar.
corporate name:
Published:	Singapore :Springer Singapore :2017.
Description:	xxi, 815 p. :ill., digital ;24 cm.
Contained By:	Springer eBooks
Subject:	Integrated circuitsCongresses.Very large scale integration
Online resource:	http://dx.doi.org/10.1007/978-981-10-7470-7
ISBN:	9789811074707$q(electronic bk.)

VLSI design and test21st International Symposium, VDAT 2017, Roorkee, India, June 29 - July 2, 2017 : revised selected papers /
VLSI design and test21st International Symposium, VDAT 2017, Roorkee, India, June 29 - July 2, 2017 : revised selected papers /[electronic resource] :VDAT 2017edited by Brajesh Kumar Kaushik, Sudeb Dasgupta, Virendra Singh. - Singapore :Springer Singapore :2017. - xxi, 815 p. :ill., digital ;24 cm. - Communications in computer and information science,7111865-0929 ;. - Communications in computer and information science ;229..

Digital design -- Analog/mixed signal -- VLSI testing -- Devices and technology -- VLSI architectures -- Emerging technologies and memory -- System design -- Low power design and test -- RF circuits -- Architecture and CAD -- Design verification.

This book constitutes the refereed proceedings of the 21st International Symposium on VLSI Design and Test, VDAT 2017, held in Roorkee, India, in June/July 2017. The 48 full papers presented together with 27 short papers were carefully reviewed and selected from 246 submissions. The papers were organized in topical sections named: digital design; analog/mixed signal; VLSI testing; devices and technology; VLSI architectures; emerging technologies and memory; system design; low power design and test; RF circuits; architecture and CAD; and design verification.

ISBN: 9789811074707$q(electronic bk.)

Standard No.: 10.1007/978-981-10-7470-7doiSubjects--Topical Terms:

436460
Integrated circuits
--Very large scale integration--Congresses.

LC Class. No.: TK7874.75

Dewey Class. No.: 621.395

VLSI design and test21st International Symposium, VDAT 2017, Roorkee, India, June 29 - July 2, 2017 : revised selected papers /
LDR:01976nmm a2200337 a 4500 001 525672
003 DE-He213
005 20171221002030.0
006 m d
007 cr nn 008maaau
008 180918s2017 si s 0 eng d
020 $a 9789811074707$q(electronic bk.)
020 $a 9789811074691$q(paper)
024 7 $a 10.1007/978-981-10-7470-7 $2 doi
035 $a 978-981-10-7470-7
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7874.75
072 7 $a UK $2 bicssc
072 7 $a COM067000 $2 bisacsh
082 0 4 $a 621.395 $2 23
090 $a TK7874.75 $b .V393 2017
111 2 $n (3rd : $d 1998 : $c Amsterdam, Netherlands) $3 194767
245 1 0 $a VLSI design and test $h [electronic resource] : $b 21st International Symposium, VDAT 2017, Roorkee, India, June 29 - July 2, 2017 : revised selected papers / $c edited by Brajesh Kumar Kaushik, Sudeb Dasgupta, Virendra Singh.
246 3 $a VDAT 2017
260 $a Singapore : $b Springer Singapore : $b Imprint: Springer, $c 2017.
300 $a xxi, 815 p. : $b ill., digital ; $c 24 cm.
490 1 $a Communications in computer and information science, $x 1865-0929 ; $v 711
505 0 $a Digital design -- Analog/mixed signal -- VLSI testing -- Devices and technology -- VLSI architectures -- Emerging technologies and memory -- System design -- Low power design and test -- RF circuits -- Architecture and CAD -- Design verification.
520 $a This book constitutes the refereed proceedings of the 21st International Symposium on VLSI Design and Test, VDAT 2017, held in Roorkee, India, in June/July 2017. The 48 full papers presented together with 27 short papers were carefully reviewed and selected from 246 submissions. The papers were organized in topical sections named: digital design; analog/mixed signal; VLSI testing; devices and technology; VLSI architectures; emerging technologies and memory; system design; low power design and test; RF circuits; architecture and CAD; and design verification.
650 0 $a Integrated circuits $x Very large scale integration $x Testing $v Congresses. $3 436460
650 0 $a Integrated circuits $x Very large scale integration $x Design and construction $v Congresses. $3 436462
650 1 4 $a Computer Science. $3 212513
650 2 4 $a Computer Hardware. $3 275482
650 2 4 $a Processor Architectures. $3 274498
650 2 4 $a Computer Communication Networks. $3 218087
700 1 $a Kaushik, Brajesh Kumar. $3 510197
700 1 $a Dasgupta, Sudeb. $3 796260
700 1 $a Singh, Virendra. $3 798073
710 2 $a SpringerLink (Online service) $3 273601
773 0 $t Springer eBooks
830 0 $a Communications in computer and information science ; $v 229. $3 547963
856 4 0 $u http://dx.doi.org/10.1007/978-981-10-7470-7
950 $a Computer Science (Springer-11645)