語系
書封
跳至 : 概要 | 書目資訊 | 主題

Taraate, Vaibbhav.

概要
作品: 1 作品在 9 項出版品 1 種語言
書目資訊
Advanced HDL synthesis and SOC prototypingRTL design using verilog / by: SpringerLink (Online service); Taraate, Vaibbhav. (書目-電子資源)
Digital design techniques and exercisesa practice book for digital logic design / by: SpringerLink (Online service); Taraate, Vaibbhav. (書目-電子資源)
ASIC design and synthesis : RTL design using Verilog / by: Taraate, Vaibbhav. (書目-語言資料,印刷品)
Digital design from the VLSI perspectiveconcepts for VLSI beginners / by: SpringerLink (Online service); Taraate, Vaibbhav. (書目-電子資源)
Digital logic design sing Verilogcoding and RTL synthesis / by: SpringerLink (Online service); Taraate, Vaibbhav. (書目-電子資源)
Logic synthesis and SOC prototypingRTL design using VHDL / by: SpringerLink (Online service); Taraate, Vaibbhav. (書目-電子資源)
ASIC design and synthesisRTL design using Verilog / by: SpringerLink (Online service); Taraate, Vaibbhav. (書目-電子資源)
SystemVerilog for hardware descriptionRTL design and verification / by: SpringerLink (Online service); Taraate, Vaibbhav. (書目-電子資源)
PLD based design with VHDLRTL design, synthesis and implementation / by: SpringerLink (Online service); Taraate, Vaibbhav. (書目-電子資源)
Digital logic design using Verilogcoding and RTL synthesis / by: SpringerLink (Online service); Taraate, Vaibbhav. (書目-電子資源)
 
 
變更密碼
登入